Datasheet Texas Instruments ADS8509IDBR
Manufacturer | Texas Instruments |
Series | ADS8509 |
Part Number | ADS8509IDBR |
16-Bit 250kHz CMOS Analog-to-Digital Converter w/Serial Interface 2.5V Internal Reference 28-SSOP -40 to 85
Datasheets
16-Bit 250-KSPS Serial CMOS Sampling Analog-to-Digital Converter datasheet
PDF, 1.4 Mb, Revision: C, File published: Apr 14, 2010
Extract from the document
Prices
Status
Lifecycle Status | Active (Recommended for new designs) |
Manufacture's Sample Availability | No |
Packaging
Pin | 28 |
Package Type | DB |
Industry STD Term | SSOP |
JEDEC Code | R-PDSO-G |
Package QTY | 2000 |
Carrier | LARGE T&R |
Device Marking | ADS8509I |
Width (mm) | 5.3 |
Length (mm) | 10.2 |
Thickness (mm) | 1.95 |
Pitch (mm) | .65 |
Max Height (mm) | 2 |
Mechanical Data | Download |
Parametrics
# Input Channels | 1 |
Analog Voltage AVDD(Max) | 5.25 V |
Analog Voltage AVDD(Min) | 4.75 V |
Architecture | SAR |
Digital Supply(Max) | 5.25 V |
Digital Supply(Min) | 4.75 V |
INL(Max) | 2 +/-LSB |
Input Range(Max) | 10 V |
Input Range(Min) | -10 V |
Input Type | Single-Ended |
Integrated Features | Daisy-Chainable,Oscillator |
Interface | SPI |
Multi-Channel Configuration | N/A |
Operating Temperature Range | -40 to 85 C |
Package Group | SSOP |
Package Size: mm2:W x L | 28SSOP: 80 mm2: 7.8 x 10.2(SSOP) PKG |
Power Consumption(Typ) | 155 mW |
Rating | Catalog |
Reference Mode | Ext,Int |
Resolution | 16 Bits |
SINAD | 88 dB |
SNR | 88 dB |
Sample Rate (max) | 250kSPS SPS |
Sample Rate(Max) | 0.25 MSPS |
THD(Typ) | -98 dB |
Eco Plan
RoHS | Compliant |
Application Notes
- Upgrading From ADS7808/09 to ADS8508/09 DevicesPDF, 66 Kb, File published: Jun 12, 2007
The information contained in this document applies to current applications using the ADS7808 or ADS7809 in a surface-mount SOIC (DW) package.This document is a guide to users of the ADS7808/09 devices with regards to potential compatibility issues when upgrading to the new ADS8508 and ADS8509 series of devices. - Determining Minimum Acquisition Times for SAR ADCs, part 1 (Rev. A)PDF, 227 Kb, Revision: A, File published: Nov 10, 2010
This application report analyzes a simple method for calculating minimum acquisition times for successive-approximation register analog-to-digital converters (SAR ADCs). The input structure of the ADC is examined along with the driving circuit. The voltage on the sampling capacitor is then determined for the case when a step function is applied to the input of the driving circuit. Three different - Determining Minimum Acquisition Times for SAR ADCs, part 2PDF, 215 Kb, File published: Mar 17, 2011
The input structure circuit of a successive-approximation register analog-to-digital converter (SAR ADC) incombination with the driving circuit forms a transfer function that can be used to determine minimum acquisition times for different types of applied input signals. This application report, which builds on Determining Minimum Acquisition Times for SAR ADCs When a Step Function is Applied to
Model Line
Series: ADS8509 (13)
Manufacturer's Classification
- Semiconductors > Data Converters > Analog-to-Digital Converters (ADCs) > Precision ADCs (<=10MSPS)