Datasheet Texas Instruments CD4027BM
| Manufacturer | Texas Instruments |
| Series | CD4027B |
| Part Number | CD4027BM |
CMOS Dual J-K Master-Slave Flip-Flop 16-SOIC -55 to 125
Datasheets
CD4027B TYPES datasheet
PDF, 1.5 Mb, Revision: C, File published: Oct 14, 2003
Extract from the document
Prices
Status
| Lifecycle Status | Active (Recommended for new designs) |
| Manufacture's Sample Availability | No |
Packaging
| Pin | 16 |
| Package Type | D |
| Industry STD Term | SOIC |
| JEDEC Code | R-PDSO-G |
| Package QTY | 40 |
| Carrier | TUBE |
| Device Marking | CD4027BM |
| Width (mm) | 3.91 |
| Length (mm) | 9.9 |
| Thickness (mm) | 1.58 |
| Pitch (mm) | 1.27 |
| Max Height (mm) | 1.75 |
| Mechanical Data | Download |
Parametrics
| Bits | 2 |
| F @ Nom Voltage(Max) | 8 Mhz |
| ICC @ Nom Voltage(Max) | 0.06 mA |
| Output Drive (IOL/IOH)(Max) | -1.5/1.5 mA |
| Package Group | SOIC |
| Package Size: mm2:W x L | 16SOIC: 59 mm2: 6 x 9.9(SOIC) PKG |
| Rating | Catalog |
| Schmitt Trigger | No |
| Technology Family | CD4000 |
| VCC(Max) | 18 V |
| VCC(Min) | 3 V |
| Voltage(Nom) | 10 V |
| tpd @ Nom Voltage(Max) | 130 ns |
Eco Plan
| RoHS | Compliant |
Application Notes
- Understanding Buffered and Unbuffered CD4xxxB Series Device CharacteristicsPDF, 188 Kb, File published: Dec 3, 2001
Both buffered and unbuffered CMOS B-series gates inverters and high-current IC products are available from TI. Each product classification has application advantages in appropriate logic-system designs. Many CMOS suppliers have concentrated on promoting buffered B-series products with applications literature focusing on the attributes and use of the buffered types. This practice has left an imb - Power-Up Behavior of Clocked Devices (Rev. A)PDF, 34 Kb, Revision: A, File published: Feb 6, 2015
Model Line
Series: CD4027B (14)
Manufacturer's Classification
- Semiconductors > Logic > Flip-Flop/Latch/Register > J-K Flip-Flop
