Datasheet Texas Instruments ADS4128
| Manufacturer | Texas Instruments |
| Series | ADS4128 |
12-Bit, 200-MSPS Analog-to-Digital Converter (ADC)
Datasheets
ADS4128 12-Bit, 200-MSPS, Ultralow-Power ADC datasheet
PDF, 2.3 Mb, Revision: A, File published: Apr 4, 2016
Extract from the document
Prices
Status
| ADS4128IRGZR | ADS4128IRGZT | |
|---|---|---|
| Lifecycle Status | Active (Recommended for new designs) | Active (Recommended for new designs) |
| Manufacture's Sample Availability | No | Yes |
Packaging
| ADS4128IRGZR | ADS4128IRGZT | |
|---|---|---|
| N | 1 | 2 |
| Pin | 48 | 48 |
| Package Type | RGZ | RGZ |
| Industry STD Term | VQFN | VQFN |
| JEDEC Code | S-PQFP-N | S-PQFP-N |
| Package QTY | 2500 | 250 |
| Carrier | LARGE T&R | SMALL T&R |
| Device Marking | AZ4128 | AZ4128 |
| Width (mm) | 7 | 7 |
| Length (mm) | 7 | 7 |
| Thickness (mm) | .9 | .9 |
| Pitch (mm) | .5 | .5 |
| Max Height (mm) | 1 | 1 |
| Mechanical Data | Download | Download |
Parametrics
| Parameters / Models | ADS4128IRGZR | ADS4128IRGZT |
|---|---|---|
| # Input Channels | 1 | 1 |
| Analog Input BW, MHz | 800 | 800 |
| Architecture | Pipeline | Pipeline |
| DNL(Max), +/-LSB | 0.95 | 0.95 |
| DNL(Typ), +/-LSB | 0.2 | 0.2 |
| ENOB, Bits | 11.2 | 11.2 |
| INL(Max), +/-LSB | 5 | 5 |
| INL(Typ), +/-LSB | 0.5 | 0.5 |
| Input Buffer | No | No |
| Input Range, Vp-p | 2 | 2 |
| Interface | DDR LVDS,Parallel CMOS | DDR LVDS,Parallel CMOS |
| Operating Temperature Range, C | -40 to 85 | -40 to 85 |
| Package Group | VQFN | VQFN |
| Package Size: mm2:W x L, PKG | 48VQFN: 49 mm2: 7 x 7(VQFN) | 48VQFN: 49 mm2: 7 x 7(VQFN) |
| Power Consumption(Typ), mW | 212 | 212 |
| Rating | Catalog | Catalog |
| Reference Mode | Int | Int |
| Resolution, Bits | 12 | 12 |
| SFDR, dB | 85 | 85 |
| SINAD, dB | 68.8 | 68.8 |
| SNR, dB | 69 | 69 |
| Sample Rate(Max), MSPS | 200 | 200 |
Eco Plan
| ADS4128IRGZR | ADS4128IRGZT | |
|---|---|---|
| RoHS | Compliant | Compliant |
Application Notes
- Why Use Oversampling when Undersampling Can Do the Job? (Rev. A)PDF, 1.2 Mb, Revision: A, File published: Jul 19, 2013
- Design Considerations for Avoiding Timing Errors during High-Speed ADC, LVDS Dat (Rev. A)PDF, 2.0 Mb, Revision: A, File published: May 22, 2015
- Analog-to-Digital Converter Grounding Practices Affect System Performance (Rev. A)PDF, 69 Kb, Revision: A, File published: May 18, 2015
- A Glossary of Analog-to-Digital Specifications and Performance Characteristics (Rev. B)PDF, 425 Kb, Revision: B, File published: Oct 9, 2011
This glossary is a collection of the definitions of Texas Instruments' Delta-Sigma (О”ОЈ), successive approximation register (SAR), and pipeline analog-to-digital (A/D) converter specifications and performance characteristics. Although there is a considerable amount of detail in this document, the product data sheet for a particular product specification is the best and final reference. - Principles of Data Acquisition and Conversion (Rev. A)PDF, 132 Kb, Revision: A, File published: Apr 16, 2015
Model Line
Series: ADS4128 (2)
Manufacturer's Classification
- Semiconductors> Data Converters> Analog-to-Digital Converters (ADCs)> High Speed ADCs (>10MSPS)
