Datasheet Texas Instruments ADS5463-SP

Manufacturer	Texas Instruments
Series	ADS5463-SP

Datasheets

Prices

Status

Packaging

Parametrics

Parameters / Models	5962-0720801VXC	5962R0720802VXC	ADS5463HFG/EM
# Input Channels	1	1	1
Analog Voltage AVDD(Max), V	3.6	3.6	3.6
Analog Voltage AVDD(Min), V	3	3	3
Architecture	Pipeline	Pipeline	Pipeline
Digital Supply(Max), V	3.6	3.6	3.6
Digital Supply(Min), V	3	3	3
ENOB, Bits	10.1	10.1	10.1
INL(Max), +/-LSB	3.5	3.5	3.5
INL(Typ), +/-LSB	1.5	1.5	1.5
Interface	Parallel LVDS	Parallel LVDS	Parallel LVDS
Operating Temperature Range, C	-55 to 125,25 Only	-55 to 125,25 Only	-55 to 125,25 Only
Package Group	CFP	CFP	CFP
Package Size: mm2:W x L, PKG	See datasheet (CFP)	See datasheet (CFP)	See datasheet (CFP)
Power Consumption(Typ), mW	2250	2250	2250
Rating	Space	Space	Space
Reference Mode	Ext,Int	Ext,Int	Ext,Int
Resolution, Bits	12	12	12
SFDR, dB	65	65	65
SNR, dB	62.2	62.2	62.2
Sample Rate (max), SPS		500MSPS	500MSPS

Eco Plan

Application Notes

• Download
  Analog-to-Digital Converter Grounding Practices Affect System Performance (Rev. A)
  PDF, 69 Kb, Revision: A, File published: May 18, 2015
• Download
  A Glossary of Analog-to-Digital Specifications and Performance Characteristics (Rev. B)
  PDF, 425 Kb, Revision: B, File published: Oct 9, 2011
  This glossary is a collection of the definitions of Texas Instruments' Delta-Sigma (О”ОЈ), successive approximation register (SAR), and pipeline analog-to-digital (A/D) converter specifications and performance characteristics. Although there is a considerable amount of detail in this document, the product data sheet for a particular product specification is the best and final reference.
• Download
  Driving High-Speed ADCs: Circuit Topologies and System-Level Parameters (Rev. A)
  PDF, 327 Kb, Revision: A, File published: Sep 10, 2010
  This application report discusses the performance-related aspects of passive and active interfaces at the analog input of high-speed pipeline analog-to-digital converters (ADCs). The report simplifies the many possibilities into two main categories: passive and active interface circuits. The first section of the report gives an overview of equivalent models of buffered and unbuffered ADC input cir
• Download
  CDCE72010 as a Clocking Solution for High-Speed Analog-to-Digital Converters
  PDF, 424 Kb, File published: Jun 8, 2008
  Texas Instruments has recently introduced a family of devices suitable to meet the demands of high-speed high-IF sampling analog-to-digital converters (ADCs) such as the ADS5483 which is capable of sampling up to 135 MSPS. To realize the full potential of these high-performance devices the system must provide an extremely low phase noise clock source. The CDCE72010 clock synthesizer chip offers
• Download
  Phase Noise Performance and Jitter Cleaning Ability of CDCE72010
  PDF, 2.3 Mb, File published: Jun 2, 2008
  This application report presents phase noise data taken on the CDCE72010 jitter cleaner and synchronizer PLL device. The phase noise performance of the CDCE72010 depends on the phase noise of the reference clock VCXO clock and the CDCE72010 itself. This application report shows the phase noise performance at several of the most popular CDMA frequencies. This data helps the user to choose the rig
• Download
  Principles of Data Acquisition and Conversion (Rev. A)
  PDF, 132 Kb, Revision: A, File published: Apr 16, 2015
• Download
  Smart Selection of ADC/DAC Enables Better Design of Software-Defined Radio
  PDF, 376 Kb, File published: Apr 28, 2009
  This application report explains different aspects of selecting analog-to-digital and digital-to-analog data converters for Software-Defined Radio (SDR) applications. It also explains how ADS61xx ADCs and the DAC5688 from Texas Instruments fit properly for SDR designs.

Model Line

Manufacturer's Classification

• Semiconductors> Space & High Reliability> Data Converter> Analog to Digital Converters