Datasheet Texas Instruments CD74AC164

Manufacturer	Texas Instruments
Series	CD74AC164

8-Bit Serial-In/Parallel-Out Shift Register

Datasheets

PDF, 714 Kb, Revision: A, File published: May 17, 2000

Extract from the document

	CD74AC164E	CD74AC164EE4	CD74AC164M	CD74AC164M96	CD74AC164ME4	CD74AC164MG4
Lifecycle Status	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)
Manufacture's Sample Availability	No	No	No	No	No	No

	CD74AC164E	CD74AC164EE4	CD74AC164M	CD74AC164M96	CD74AC164ME4	CD74AC164MG4
N	1	2	3	4	5	6
Pin	14	14	14	14	14	14
Package Type	N	N	D	D	D	D
Industry STD Term	PDIP	PDIP	SOIC	SOIC	SOIC	SOIC
JEDEC Code	R-PDIP-T	R-PDIP-T	R-PDSO-G	R-PDSO-G	R-PDSO-G	R-PDSO-G
Package QTY	25	25	50	2500	50	50
Carrier	TUBE	TUBE	TUBE	LARGE T&R	TUBE	TUBE
Device Marking	CD74AC164E	CD74AC164E	AC164M	AC164M	AC164M	AC164M
Width (mm)	6.35	6.35	3.91	3.91	3.91	3.91
Length (mm)	19.3	19.3	8.65	8.65	8.65	8.65
Thickness (mm)	3.9	3.9	1.58	1.58	1.58	1.58
Pitch (mm)	2.54	2.54	1.27	1.27	1.27	1.27
Max Height (mm)	5.08	5.08	1.75	1.75	1.75	1.75
Mechanical Data	Download	Download	Download	Download	Download	Download

Parameters / Models	CD74AC164E	CD74AC164EE4	CD74AC164M	CD74AC164M96	CD74AC164ME4	CD74AC164MG4
3-State Output	No	No	No	No	No	No
F @ Nom Voltage(Max), Mhz	100	100	100	100	100	100
ICC @ Nom Voltage(Max), mA	0.16	0.16	0.16	0.16	0.16	0.16
Operating Temperature Range, C	-55 to 125	-55 to 125	-55 to 125	-55 to 125	-55 to 125	-55 to 125
Output Drive (IOL/IOH)(Max), mA	24/-24	24/-24	24/-24	24/-24	24/-24	24/-24
Package Group	PDIP	PDIP	SOIC	SOIC	SOIC	SOIC
Package Size: mm2:W x L, PKG	See datasheet (PDIP)	See datasheet (PDIP)	14SOIC: 52 mm2: 6 x 8.65(SOIC)	14SOIC: 52 mm2: 6 x 8.65(SOIC)	14SOIC: 52 mm2: 6 x 8.65(SOIC)	14SOIC: 52 mm2: 6 x 8.65(SOIC)
Rating	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog
Schmitt Trigger	No	No	No	No	No	No
Technology Family	AC	AC	AC	AC	AC	AC
VCC(Max), V	5.5	5.5	5.5	5.5	5.5	5.5
VCC(Min), V	1.5	1.5	1.5	1.5	1.5	1.5
Voltage(Nom), V	1.5,3.3,5	1.5,3.3,5	1.5,3.3,5	1.5,3.3,5	1.5,3.3,5	1.5,3.3,5
tpd @ Nom Voltage(Max), ns	158,17.7,12.6	158,17.7,12.6	158,17.7,12.6	158,17.7,12.6	158,17.7,12.6	158,17.7,12.6

	CD74AC164E	CD74AC164EE4	CD74AC164M	CD74AC164M96	CD74AC164ME4	CD74AC164MG4
RoHS	Compliant	Compliant	Compliant	Compliant	Compliant	Compliant
Pb Free	Yes	Yes

Download
Power-Up Behavior of Clocked Devices (Rev. A)
PDF, 34 Kb, Revision: A, File published: Feb 6, 2015
Download
Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc
PDF, 43 Kb, File published: Apr 1, 1996
Though low power consumption is a feature of CMOS devices sometimes this feature does not meet a designer?s system power supply constraints. Therefore a partial system power down or multiple Vcc supplies are used to meet the needs of the system. This document shows electrostatic discharge protection circuits. It also provides circuit and bus driver examples of partial system power down and curren

Series: CD74AC164 (6)