Datasheet Texas Instruments CD74ACT109

Manufacturer	Texas Instruments
Series	CD74ACT109

Dual Positive-Edge Triggered J-K Flip-Flops with Set and Reset

Datasheets

PDF, 878 Kb, File published: Jan 24, 2003

Extract from the document

	CD74ACT109E	CD74ACT109EE4	CD74ACT109M	CD74ACT109M96	CD74ACT109M96E4	CD74ACT109ME4
Lifecycle Status	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)
Manufacture's Sample Availability	No	No	No	No	No	No

	CD74ACT109E	CD74ACT109EE4	CD74ACT109M	CD74ACT109M96	CD74ACT109M96E4	CD74ACT109ME4
N	1	2	3	4	5	6
Pin	16	16	16	16	16	16
Package Type	N	N	D	D	D	D
Industry STD Term	PDIP	PDIP	SOIC	SOIC	SOIC	SOIC
JEDEC Code	R-PDIP-T	R-PDIP-T	R-PDSO-G	R-PDSO-G	R-PDSO-G	R-PDSO-G
Package QTY	25	25	40	2500	2500	40
Carrier	TUBE	TUBE	TUBE	LARGE T&R	LARGE T&R	TUBE
Device Marking	CD74ACT109E	CD74ACT109E	ACT109M	ACT109M	ACT109M	ACT109M
Width (mm)	6.35	6.35	3.91	3.91	3.91	3.91
Length (mm)	19.3	19.3	9.9	9.9	9.9	9.9
Thickness (mm)	3.9	3.9	1.58	1.58	1.58	1.58
Pitch (mm)	2.54	2.54	1.27	1.27	1.27	1.27
Max Height (mm)	5.08	5.08	1.75	1.75	1.75	1.75
Mechanical Data	Download	Download	Download	Download	Download	Download

Parameters / Models	CD74ACT109E	CD74ACT109EE4	CD74ACT109M	CD74ACT109M96	CD74ACT109M96E4	CD74ACT109ME4
Bits	2	2	2	2	2	2
F @ Nom Voltage(Max), Mhz	90	90	90	90	90	90
ICC @ Nom Voltage(Max), mA	0.04	0.04	0.04	0.04	0.04	0.04
Output Drive (IOL/IOH)(Max), mA	-24/24	-24/24	-24/24	-24/24	-24/24	-24/24
Package Group	PDIP	PDIP	SOIC	SOIC	SOIC	SOIC
Package Size: mm2:W x L, PKG	See datasheet (PDIP)	See datasheet (PDIP)	16SOIC: 59 mm2: 6 x 9.9(SOIC)	16SOIC: 59 mm2: 6 x 9.9(SOIC)	16SOIC: 59 mm2: 6 x 9.9(SOIC)	16SOIC: 59 mm2: 6 x 9.9(SOIC)
Rating	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog
Schmitt Trigger	No	No	No	No	No	No
Technology Family	ACT	ACT	ACT	ACT	ACT	ACT
VCC(Max), V	5.5	5.5	5.5	5.5	5.5	5.5
VCC(Min), V	4.5	4.5	4.5	4.5	4.5	4.5
Voltage(Nom), V	5	5	5	5	5	5
tpd @ Nom Voltage(Max), ns	11.1	11.1	11.1	11.1	11.1	11.1

	CD74ACT109E	CD74ACT109EE4	CD74ACT109M	CD74ACT109M96	CD74ACT109M96E4	CD74ACT109ME4
RoHS	Compliant	Compliant	Compliant	Compliant	Compliant	Compliant
Pb Free	Yes	Yes

Download
Selecting the Right Level Translation Solution (Rev. A)
PDF, 313 Kb, Revision: A, File published: Jun 22, 2004
Supply voltages continue to migrate to lower nodes to support today's low-power high-performance applications. While some devices are capable of running at lower supply nodes others might not have this capability. To haveswitching compatibility between these devices the output of each driver must be compliant with the input of the receiver that it is driving. There are several level-translati
Download
Power-Up Behavior of Clocked Devices (Rev. A)
PDF, 34 Kb, Revision: A, File published: Feb 6, 2015
Download
Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc
PDF, 43 Kb, File published: Apr 1, 1996
Though low power consumption is a feature of CMOS devices sometimes this feature does not meet a designer?s system power supply constraints. Therefore a partial system power down or multiple Vcc supplies are used to meet the needs of the system. This document shows electrostatic discharge protection circuits. It also provides circuit and bus driver examples of partial system power down and curren

Series: CD74ACT109 (6)