Datasheet Texas Instruments CD74ACT157

Manufacturer	Texas Instruments
Series	CD74ACT157

Quad Non-Inverting 2-Input Multiplexers

Datasheets

PDF, 1.1 Mb, Revision: B, File published: Jun 10, 2003

Extract from the document

	CD74ACT157E	CD74ACT157M	CD74ACT157M96	CD74ACT157MG4	CD74ACT157PW	CD74ACT157PWR
Lifecycle Status	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)
Manufacture's Sample Availability	No	No	No	No	No	No

	CD74ACT157E	CD74ACT157M	CD74ACT157M96	CD74ACT157MG4	CD74ACT157PW	CD74ACT157PWR
N	1	2	3	4	5	6
Pin	16	16	16	16	16	16
Package Type	N	D	D	D	PW	PW
Industry STD Term	PDIP	SOIC	SOIC	SOIC	TSSOP	TSSOP
JEDEC Code	R-PDIP-T	R-PDSO-G	R-PDSO-G	R-PDSO-G	R-PDSO-G	R-PDSO-G
Package QTY	25	40	2500	40	90	2000
Carrier	TUBE	TUBE	LARGE T&R	TUBE	TUBE	LARGE T&R
Device Marking	CD74ACT157E	ACT157M	ACT157M	ACT157M	HM157	HM157
Width (mm)	6.35	3.91	3.91	3.91	4.4	4.4
Length (mm)	19.3	9.9	9.9	9.9	5	5
Thickness (mm)	3.9	1.58	1.58	1.58	1	1
Pitch (mm)	2.54	1.27	1.27	1.27	.65	.65
Max Height (mm)	5.08	1.75	1.75	1.75	1.2	1.2
Mechanical Data	Download	Download	Download	Download	Download	Download

Parameters / Models	CD74ACT157E	CD74ACT157M	CD74ACT157M96	CD74ACT157MG4	CD74ACT157PW	CD74ACT157PWR
Bandwidth, MHz	100	100	100	100	100	100
Bits	2	2	2	2	2	2
Number of Channels	4	4	4	4	4	4
Configuration	2:1	2:1	2:1	2:1	2:1	2:1
Digital input leakage(Max), uA	5	5	5	5	5	5
ESD Charged Device Model, kV	0.75	0.75	0.75	0.75	0.75	0.75
ESD HBM, kV	2	2	2	2	2	2
F @ Nom Voltage(Max), Mhz	90	90	90	90	90	90
Function	Encoder/Multiplexer	Encoder/Multiplexer	Encoder/Multiplexer	Encoder/Multiplexer	Encoder/Multiplexer	Encoder/Multiplexer
ICC @ Nom Voltage(Max), mA	0.08	0.08	0.08	0.08	0.08	0.08
Operating Temperature Range, C	-55 to 125	-55 to 125	-55 to 125	-55 to 125	-55 to 125	-55 to 125
Output Drive (IOL/IOH)(Max), mA	24/-24	24/-24	24/-24	24/-24	24/-24	24/-24
Package Group	PDIP	SOIC	SOIC	SOIC	TSSOP	TSSOP
Package Size: mm2:W x L, PKG	See datasheet (PDIP)	16SOIC: 59 mm2: 6 x 9.9(SOIC)	16SOIC: 59 mm2: 6 x 9.9(SOIC)	16SOIC: 59 mm2: 6 x 9.9(SOIC)	16TSSOP: 32 mm2: 6.4 x 5(TSSOP)	16TSSOP: 32 mm2: 6.4 x 5(TSSOP)
Rating	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog
Schmitt Trigger	No	No	No	No	No	No
Technology Family	ACT	ACT	ACT	ACT	ACT	ACT
Type	Standard	Standard	Standard	Standard	Standard	Standard
VCC(Max), V	5.5	5.5	5.5	5.5	5.5	5.5
VCC(Min), V	4.5	4.5	4.5	4.5	4.5	4.5
Voltage(Nom), V	5	5	5	5	5	5
tpd @ Nom Voltage(Max), ns	8.6	8.6	8.6	8.6	8.6	8.6

	CD74ACT157E	CD74ACT157M	CD74ACT157M96	CD74ACT157MG4	CD74ACT157PW	CD74ACT157PWR
RoHS	Compliant	Compliant	Compliant	Compliant	Compliant	Compliant
Pb Free	Yes

Download
Selecting the Right Level Translation Solution (Rev. A)
PDF, 313 Kb, Revision: A, File published: Jun 22, 2004
Supply voltages continue to migrate to lower nodes to support today's low-power high-performance applications. While some devices are capable of running at lower supply nodes others might not have this capability. To haveswitching compatibility between these devices the output of each driver must be compliant with the input of the receiver that it is driving. There are several level-translati
Download
Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc
PDF, 43 Kb, File published: Apr 1, 1996
Though low power consumption is a feature of CMOS devices sometimes this feature does not meet a designer?s system power supply constraints. Therefore a partial system power down or multiple Vcc supplies are used to meet the needs of the system. This document shows electrostatic discharge protection circuits. It also provides circuit and bus driver examples of partial system power down and curren

Series: CD74ACT157 (6)