Datasheet Texas Instruments CD74HC74
| Manufacturer | Texas Instruments |
| Series | CD74HC74 |
High Speed CMOS Logic Dual Positive-Edge-Triggered D-Type Flip-Flops with Set and Reset
Datasheets
CD54HC74, CD74HC74, CD54HCT74, CD74HCT74 datasheet
PDF, 727 Kb, Revision: D, File published: Aug 21, 2003
Extract from the document
Prices
Status
| CD74HC74E | CD74HC74EE4 | CD74HC74M | CD74HC74M96 | CD74HC74M96E4 | CD74HC74M96G4 | CD74HC74ME4 | CD74HC74MT | CD74HC74MTE4 | CD74HC74MTG4 | |
|---|---|---|---|---|---|---|---|---|---|---|
| Lifecycle Status | Active (Recommended for new designs) | Active (Recommended for new designs) | Active (Recommended for new designs) | Active (Recommended for new designs) | Active (Recommended for new designs) | Active (Recommended for new designs) | Active (Recommended for new designs) | Active (Recommended for new designs) | Active (Recommended for new designs) | Active (Recommended for new designs) |
| Manufacture's Sample Availability | No | No | No | No | Yes | No | No | No | Yes | No |
Packaging
| CD74HC74E | CD74HC74EE4 | CD74HC74M | CD74HC74M96 | CD74HC74M96E4 | CD74HC74M96G4 | CD74HC74ME4 | CD74HC74MT | CD74HC74MTE4 | CD74HC74MTG4 | |
|---|---|---|---|---|---|---|---|---|---|---|
| N | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 |
| Pin | 14 | 14 | 14 | 14 | 14 | 14 | 14 | 14 | 14 | 14 |
| Package Type | N | N | D | D | D | D | D | D | D | D |
| Industry STD Term | PDIP | PDIP | SOIC | SOIC | SOIC | SOIC | SOIC | SOIC | SOIC | SOIC |
| JEDEC Code | R-PDIP-T | R-PDIP-T | R-PDSO-G | R-PDSO-G | R-PDSO-G | R-PDSO-G | R-PDSO-G | R-PDSO-G | R-PDSO-G | R-PDSO-G |
| Package QTY | 25 | 25 | 50 | 2500 | 2500 | 50 | 250 | 250 | 250 | |
| Carrier | TUBE | TUBE | TUBE | LARGE T&R | LARGE T&R | TUBE | SMALL T&R | SMALL T&R | SMALL T&R | |
| Device Marking | CD74HC74E | CD74HC74E | HC74M | HC74M | HC74M | HC74M | HC74M | HC74M | HC74M | |
| Width (mm) | 6.35 | 6.35 | 3.91 | 3.91 | 3.91 | 3.91 | 3.91 | 3.91 | 3.91 | 3.91 |
| Length (mm) | 19.3 | 19.3 | 8.65 | 8.65 | 8.65 | 8.65 | 8.65 | 8.65 | 8.65 | 8.65 |
| Thickness (mm) | 3.9 | 3.9 | 1.58 | 1.58 | 1.58 | 1.58 | 1.58 | 1.58 | 1.58 | 1.58 |
| Pitch (mm) | 2.54 | 2.54 | 1.27 | 1.27 | 1.27 | 1.27 | 1.27 | 1.27 | 1.27 | 1.27 |
| Max Height (mm) | 5.08 | 5.08 | 1.75 | 1.75 | 1.75 | 1.75 | 1.75 | 1.75 | 1.75 | 1.75 |
| Mechanical Data | Download | Download | Download | Download | Download | Download | Download | Download | Download | Download |
Parametrics
| Parameters / Models | CD74HC74E | CD74HC74EE4 | CD74HC74M | CD74HC74M96 | CD74HC74M96E4 | CD74HC74M96G4 | CD74HC74ME4 | CD74HC74MT | CD74HC74MTE4 | CD74HC74MTG4 |
|---|---|---|---|---|---|---|---|---|---|---|
| 3-State Output | No | No | No | No | No | No | No | No | No | No |
| Approx. Price (US$) | 0.14 | 1ku | |||||||||
| Bits | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | |
| Bits(#) | 2 | |||||||||
| F @ Nom Voltage(Max), Mhz | 28 | 28 | 28 | 28 | 28 | 28 | 28 | 28 | 28 | |
| F @ Nom Voltage(Max)(Mhz) | 28 | |||||||||
| ICC @ Nom Voltage(Max), mA | 0.04 | 0.04 | 0.04 | 0.04 | 0.04 | 0.04 | 0.04 | 0.04 | 0.04 | |
| ICC @ Nom Voltage(Max)(mA) | 0.04 | |||||||||
| Operating Temperature Range, C | -55 to 125 | -55 to 125 | -55 to 125 | -55 to 125 | -55 to 125 | -55 to 125 | -55 to 125 | -55 to 125 | -55 to 125 | |
| Operating Temperature Range(C) | -55 to 125 | |||||||||
| Output Drive (IOL/IOH)(Max), mA | 5.2/-5.2 | 5.2/-5.2 | 5.2/-5.2 | 5.2/-5.2 | 5.2/-5.2 | 5.2/-5.2 | 5.2/-5.2 | 5.2/-5.2 | 5.2/-5.2 | |
| Output Drive (IOL/IOH)(Max)(mA) | 5.2/-5.2 | |||||||||
| Package Group | PDIP | PDIP | SOIC | SOIC | SOIC | SOIC | SOIC | SOIC | SOIC | SOIC |
| Package Size: mm2:W x L, PKG | See datasheet (PDIP) | See datasheet (PDIP) | 14SOIC: 52 mm2: 6 x 8.65(SOIC) | 14SOIC: 52 mm2: 6 x 8.65(SOIC) | 14SOIC: 52 mm2: 6 x 8.65(SOIC) | 14SOIC: 52 mm2: 6 x 8.65(SOIC) | 14SOIC: 52 mm2: 6 x 8.65(SOIC) | 14SOIC: 52 mm2: 6 x 8.65(SOIC) | 14SOIC: 52 mm2: 6 x 8.65(SOIC) | |
| Package Size: mm2:W x L (PKG) | See datasheet (PDIP) | |||||||||
| Rating | Catalog | Catalog | Catalog | Catalog | Catalog | Catalog | Catalog | Catalog | Catalog | Catalog |
| Schmitt Trigger | No | No | No | No | No | No | No | No | No | No |
| Technology Family | HC | HC | HC | HC | HC | HC | HC | HC | HC | HC |
| VCC(Max), V | 6 | 6 | 6 | 6 | 6 | 6 | 6 | 6 | 6 | |
| VCC(Max)(V) | 6 | |||||||||
| VCC(Min), V | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | |
| VCC(Min)(V) | 2 | |||||||||
| Voltage(Nom), V | 3.3,5 | 3.3,5 | 3.3,5 | 3.3,5 | 3.3,5 | 3.3,5 | 3.3,5 | 3.3,5 | 3.3,5 | |
| Voltage(Nom)(V) | 3.3 5 | |||||||||
| tpd @ Nom Voltage(Max), ns | 37 | 37 | 37 | 37 | 37 | 37 | 37 | 37 | 37 | |
| tpd @ Nom Voltage(Max)(ns) | 37 |
Eco Plan
| CD74HC74E | CD74HC74EE4 | CD74HC74M | CD74HC74M96 | CD74HC74M96E4 | CD74HC74M96G4 | CD74HC74ME4 | CD74HC74MT | CD74HC74MTE4 | CD74HC74MTG4 | |
|---|---|---|---|---|---|---|---|---|---|---|
| RoHS | Compliant | Compliant | Compliant | Compliant | Compliant | Not Compliant | Compliant | Compliant | Compliant | Compliant |
| Pb Free | Yes | Yes | No |
Application Notes
- Power-Up Behavior of Clocked Devices (Rev. A)PDF, 34 Kb, Revision: A, File published: Feb 6, 2015
- SN54/74HCT CMOS Logic Family Applications and RestrictionsPDF, 102 Kb, File published: May 1, 1996
The TI SN54/74HCT family of CMOS devices is a subgroup of the SN74HC series with the HCT circuitry modified to meet the interfacing requirements of TTL outputs to high-speed CMOS inputs. The HCT devices can be driven by the TTL circuits directly without additional components. This document describes the TTL/HC interface the operating voltages circuit noise and power consumption. A Bergeron anal
Model Line
Series: CD74HC74 (10)
Manufacturer's Classification
- Semiconductors> Logic> Flip-Flop/Latch/Register> D-Type Flip-Flop
