Datasheet Texas Instruments CDCLVD1204
| Manufacturer | Texas Instruments |
| Series | CDCLVD1204 |
Low Jitter, 2-Input Selectable 1:4 Universal-to-LVDS Buffer
Datasheets
CDCLVD1204 2:4 Low Additive Jitter LVDS Buffer datasheet
PDF, 1.3 Mb, Revision: B, File published: Oct 5, 2016
Extract from the document
Prices
Status
| CDCLVD1204RGTR | CDCLVD1204RGTT | |
|---|---|---|
| Lifecycle Status | Active (Recommended for new designs) | Active (Recommended for new designs) |
| Manufacture's Sample Availability | Yes | No |
Packaging
| CDCLVD1204RGTR | CDCLVD1204RGTT | |
|---|---|---|
| N | 1 | 2 |
| Pin | 16 | 16 |
| Package Type | RGT | RGT |
| Industry STD Term | VQFN | VQFN |
| JEDEC Code | S-PQFP-N | S-PQFP-N |
| Package QTY | 3000 | 250 |
| Carrier | LARGE T&R | SMALL T&R |
| Device Marking | D1204 | D1204 |
| Width (mm) | 3 | 3 |
| Length (mm) | 3 | 3 |
| Thickness (mm) | .9 | .9 |
| Pitch (mm) | .5 | .5 |
| Max Height (mm) | 1 | 1 |
| Mechanical Data | Download | Download |
Parametrics
| Parameters / Models | CDCLVD1204RGTR | CDCLVD1204RGTT |
|---|---|---|
| Additive RMS Jitter(Typ), fs | 171 | 171 |
| Input Frequency(Max), MHz | 800 | 800 |
| Input Level | LVCMOS,LVDS,LVPECL | LVCMOS,LVDS,LVPECL |
| Number of Outputs | 4 | 4 |
| Operating Temperature Range, C | -40 to 85 | -40 to 85 |
| Output Frequency(Max), MHz | 800 | 800 |
| Output Level | LVDS | LVDS |
| Package Group | VQFN | VQFN |
| Package Size: mm2:W x L, PKG | 16VQFN: 9 mm2: 3 x 3(VQFN) | 16VQFN: 9 mm2: 3 x 3(VQFN) |
| Rating | Catalog | Catalog |
| VCC, V | 2.5 | 2.5 |
| VCC Out, V | 2.5 | 2.5 |
Eco Plan
| CDCLVD1204RGTR | CDCLVD1204RGTT | |
|---|---|---|
| RoHS | Compliant | Compliant |
Application Notes
- Clocking Design Guidelines: Unused PinsPDF, 158 Kb, File published: Nov 19, 2015
Model Line
Series: CDCLVD1204 (2)
Manufacturer's Classification
- Semiconductors> Clock and Timing> Clock Buffers> Differential
