Datasheet Texas Instruments DAC101C085
Manufacturer | Texas Instruments |
Series | DAC101C085 |
10Bit Micro Pwr DAC w/ I2C-Compatible Interface & External Reference
Datasheets
DAC101C08xx 10-Bit Micro Power Digital-to-Analog Converter With an I2C-Compatible Interface datasheet
PDF, 1.8 Mb, Revision: B, File published: Nov 30, 2015
Extract from the document
Prices
Status
DAC101C085CIMM/NOPB | DAC101C085CIMMX/NOPB | |
---|---|---|
Lifecycle Status | Active (Recommended for new designs) | Active (Recommended for new designs) |
Manufacture's Sample Availability | No | Yes |
Packaging
DAC101C085CIMM/NOPB | DAC101C085CIMMX/NOPB | |
---|---|---|
N | 1 | 2 |
Pin | 8 | 8 |
Package Type | DGK | DGK |
Industry STD Term | VSSOP | VSSOP |
JEDEC Code | R-PDSO-G | R-PDSO-G |
Package QTY | 1000 | 3500 |
Carrier | SMALL T&R | LARGE T&R |
Device Marking | X91C | X91C |
Width (mm) | 3 | 3 |
Length (mm) | 3 | 3 |
Thickness (mm) | .97 | .97 |
Pitch (mm) | .65 | .65 |
Max Height (mm) | 1.07 | 1.07 |
Mechanical Data | Download | Download |
Parametrics
Parameters / Models | DAC101C085CIMM/NOPB | DAC101C085CIMMX/NOPB |
---|---|---|
Code to Code Glitch(Typ), nV-sec | 12 | 12 |
DAC Architecture | String | String |
DAC Channels | 1 | 1 |
Gain Error(Max), %FSR | 0.7 | 0.7 |
INL(Max), +/-LSB | 2 | 2 |
Interface | I2C | I2C |
Operating Temperature Range, C | -40 to 125 | -40 to 125 |
Output Range Max., mA/V | 5.5 | 5.5 |
Output Type | Buffered Voltage | Buffered Voltage |
Package Group | VSSOP | VSSOP |
Package Size: mm2:W x L, PKG | 8VSSOP: 15 mm2: 4.9 x 3(VSSOP) | 8VSSOP: 15 mm2: 4.9 x 3(VSSOP) |
Power Consumption(Typ), mW | 0.38 | 0.38 |
Rating | Catalog | Catalog |
Reference: Type | Ext | Ext |
Resolution, Bits | 10 | 10 |
Sample / Update Rate, MSPS | 0.18 | 0.18 |
Settling Time, µs | 6 | 6 |
Special Features | N/A | N/A |
Zero Code Error(Typ), mV | 10 | 10 |
Eco Plan
DAC101C085CIMM/NOPB | DAC101C085CIMMX/NOPB | |
---|---|---|
RoHS | Compliant | Compliant |
Application Notes
- AN-2001 Daisy Chaining Precision DACs (Rev. A)PDF, 75 Kb, Revision: A, File published: May 1, 2013
It is not uncommon for the system designer to face a quagmire of reconciling the system complexity withthe desire to keep the system footprint small. One specific example that often arises in the context ofsmall system footprint is the need for single master controller to communicate with a number of slavedevices. This is not much of a problem if the master controller has multiple I/O resour
Model Line
Series: DAC101C085 (2)
Manufacturer's Classification
- Semiconductors> Data Converters> Digital-to-Analog Converters (DACs)> Precision DACs (=<10MSPS)