Datasheet Texas Instruments DAC900

Manufacturer	Texas Instruments
Series	DAC900

10-Bit, 165-MSPS Digital-to-Analog Converter (DAC)

Datasheets

PDF, 1.0 Mb, Revision: B, File published: May 29, 2002

Extract from the document

PDF, 1.0 Mb, Revision: B, File published: May 29, 2002

	DAC900E	DAC900E/2K5	DAC900E/2K5G4	DAC900U	DAC900U/1K
Lifecycle Status	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)
Manufacture's Sample Availability	Yes	No	Yes	No	No

	DAC900E	DAC900E/2K5	DAC900E/2K5G4	DAC900U	DAC900U/1K
N	1	2	3	4	5
Pin	28	28	28	28	28
Package Type	PW	PW	PW	DW	DW
Industry STD Term	TSSOP	TSSOP	TSSOP	SOIC	SOIC
JEDEC Code	R-PDSO-G	R-PDSO-G	R-PDSO-G	R-PDSO-G	R-PDSO-G
Package QTY	50	2500	2500	20	1000
Carrier	TUBE	LARGE T&R	LARGE T&R	TUBE	LARGE T&R
Device Marking	DAC900E	DAC900E	DAC900E	DAC900U	DAC900U
Width (mm)	4.4	4.4	4.4	7.5	7.5
Length (mm)	9.7	9.7	9.7	17.9	17.9
Thickness (mm)	1	1	1	2.35	2.35
Pitch (mm)	.65	.65	.65	1.27	1.27
Max Height (mm)	1.2	1.2	1.2	2.65	2.65
Mechanical Data	Download	Download	Download	Download	Download

Parameters / Models	DAC900E	DAC900E/2K5	DAC900E/2K5G4	DAC900U	DAC900U/1K
Approx. Price (US$)			5.14 \| 1ku
Architecture	Current Source	Current Source	Current Source	Current Source	Current Source
DAC Channels	1	1		1	1
DAC: Channels			1
IMD3(dBc)			60
Interface	Parallel CMOS	Parallel CMOS	Parallel CMOS	Parallel CMOS	Parallel CMOS
Interpolation	1x	1x		1x	1x
Operating Temperature Range, C	-40 to 85	-40 to 85		-40 to 85	-40 to 85
Operating Temperature Range(C)			-40 to 85
Package Group	TSSOP	TSSOP	TSSOP	SOIC	SOIC
Package Size(mm2=WxL)			28TSSOP: 62 mm2: 6.4 x 9.7
Package Size: mm2:W x L, PKG	28TSSOP: 62 mm2: 6.4 x 9.7(TSSOP)	28TSSOP: 62 mm2: 6.4 x 9.7(TSSOP)		28SOIC: 184 mm2: 10.3 x 17.9(SOIC)	28SOIC: 184 mm2: 10.3 x 17.9(SOIC)
Power Consumption(Typ), mW	170	170		170	170
Power Consumption(Typ)(mW)			170
Rating	Catalog	Catalog	Catalog	Catalog	Catalog
Resolution, Bits	10	10		10	10
Resolution(Bits)			10
SFDR, dB	68	68		68	68
SFDR(dB)			68
Sample / Update Rate, MSPS	200	200		200	200
Sample / Update Rate(MSPS)			200
Settling Time(?s)			0.03

	DAC900E	DAC900E/2K5	DAC900E/2K5G4	DAC900U	DAC900U/1K
RoHS	Compliant	Compliant	Compliant	Compliant	Compliant
Pb Free	Yes

Download
High Speed Digital-to-Analog Converters Basics (Rev. A)
PDF, 829 Kb, Revision: A, File published: Oct 23, 2012
Download
Wideband Complementary Current Output DAC Single-Ended Interface
PDF, 597 Kb, File published: Jun 21, 2005
High-speed digital-to-analog converters (DACs) most often use a transformer-coupled output stage. In applications where this configuration is not practical, a single op ampdifferential to single-ended stage has often been used. This application note steps through the exact design equations required to achieve gain matching from each output as well as a matched input impedance to each of the DA
Download
Wideband Complementary Current Output DAC Single-Ended Interface
PDF, 597 Kb, File published: Jun 21, 2005
High-speed digital-to-analog converters (DACs) most often use a transformer-coupled output stage. In applications where this configuration is not practical, a single op amp differential to single-end
Download
Superposition: The Hidden DAC Linearity Error
PDF, 106 Kb, File published: Oct 2, 2000
A digital-to analog converter (DAC) translates digital signals to analog signals. For example, a 12-bit DAC takes a 12-bit binary number, called an input code, and converts it into one of 4,096 analog
Download
High Speed, Digital-to-Analog Converters Basics (Rev. A)
PDF, 829 Kb, Revision: A, File published: Oct 23, 2012
High Speed DAC (>10MSPS) High Speed, Digital-to-Analog Converters Basics

Series: DAC900 (5)

Semiconductors> Data Converters> Digital-to-Analog Converters (DACs)> High Speed DACs (>10MSPS)