Datasheet Texas Instruments DS32EL0124SQ/NOPB

125 MHz - 312.5 MHz FPGA-Link Deserializer with DDR LVDS Parallel Interface 48-WQFN -40 to 85

Datasheets

PDF, 2.6 Mb, Revision: K, File published: Apr 15, 2013

Extract from the document

Lifecycle Status	Active (Recommended for new designs)
Manufacture's Sample Availability	No

Operating Temperature Range	-40 to 85 C
Package Group	WQFN
Package Size: mm2:W x L	48WQFN: 49 mm2: 7 x 7(WQFN) PKG
Rating	Catalog

RoHS

Compliant

Download
Expanding the Payload w/FPGA-Link DS32ELX0421 and DS32ELX0124 SER/DES (Rev. A)
PDF, 60 Kb, Revision: A, File published: Apr 26, 2013
High data payload, reaching across 10вЂ™s of meters of low cost media, is stretching the current boundariesof high speed transceiver solutions.Whether the data is packetized for fiber channel at 4.25 Gbps or twostreams of HD video content are multiplexed in a single link, more markets are emerging to push the limitsof current high speed data solutions.
Download
LVDS Timing DS32ELX0421 and DS32ELX0124 Serializers and Deserializers (Rev. A)
PDF, 55 Kb, Revision: A, File published: Apr 26, 2013
The highly integrated FPGA-Link SerDes chipset (DS32ELX0421 and DS32ELX0124) enables low-costFPGAs in a variety of high performance, high-speed applications. They feature advanced on-chip signaland clock conditioning circuitry that extends the data transmission reach of CAT-6 (shielded 24 AWG)cable beyond 20 meters without additional external components.

Series: DS32EL0124 (3)