Datasheet Texas Instruments DS92LX1622

ManufacturerTexas Instruments
SeriesDS92LX1622
Datasheet Texas Instruments DS92LX1622

50 MHz DC-Balanced Channel Link III Serializer and Deserializer with Bi-Directional Control Channel

Datasheets

DS92LX1621/1622 10-50MHz DC-Balanced Ch Link III SER/DES w/Bidirectional Ctrl Ch datasheet
PDF, 1.4 Mb, Revision: I, File published: Jan 21, 2014
Extract from the document

Prices

Status

DS92LX1622SQ/NOPBDS92LX1622SQE/NOPBDS92LX1622SQX/NOPB
Lifecycle StatusActive (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)
Manufacture's Sample AvailabilityNoNoYes

Packaging

DS92LX1622SQ/NOPBDS92LX1622SQE/NOPBDS92LX1622SQX/NOPB
N123
Pin404040
Package TypeRTARTARTA
Industry STD TermWQFNWQFNWQFN
JEDEC CodeS-PQFP-NS-PQFP-NS-PQFP-N
Package QTY10002502500
CarrierLARGE T&RSMALL T&RLARGE T&R
Device MarkingLX1622LX1622LX1622
Width (mm)666
Length (mm)666
Thickness (mm).75.75.75
Pitch (mm).5.5.5
Max Height (mm).8.8.8
Mechanical DataDownloadDownloadDownload

Parametrics

Parameters / ModelsDS92LX1622SQ/NOPB
DS92LX1622SQ/NOPB
DS92LX1622SQE/NOPB
DS92LX1622SQE/NOPB
DS92LX1622SQX/NOPB
DS92LX1622SQX/NOPB
Clock Max, MHz505050
Clock Min, MHz101010
Compression Ratio16 to 116 to 116 to 1
ESD, kV888
FunctionDeserializerDeserializerDeserializer
Input CompatibilityCMLCMLCML
Operating Temperature Range, C-40 to 85-40 to 85-40 to 85
Output CompatibilityLVCMOSLVCMOSLVCMOS
Package GroupWQFNWQFNWQFN
Package Size: mm2:W x L, PKG40WQFN: 36 mm2: 6 x 6(WQFN)40WQFN: 36 mm2: 6 x 6(WQFN)40WQFN: 36 mm2: 6 x 6(WQFN)
Parallel Bus Width, bits161616
ProtocolsChannel-Link IIIChannel-Link IIIChannel-Link III
RatingCatalogCatalogCatalog

Eco Plan

DS92LX1622SQ/NOPBDS92LX1622SQE/NOPBDS92LX1622SQX/NOPB
RoHSCompliantCompliantCompliant

Application Notes

  • Go the Distance: Industrial SerDes with Embedded Clock and Control
    PDF, 417 Kb, File published: Oct 20, 2010
  • DS15BA101 & DS15EA101 Enable Long Reach Applications for Embedded Clock SER/DES (Rev. E)
    PDF, 170 Kb, Revision: E, File published: Apr 29, 2013
    Reduction in system size, increase in system performance and savings in system cost are valuablebenefits that SER/DES devices (Serializers and Deserializers) bring to many system designers. Thesebenefits are the reason why SER/DES are integral pieces of many of today’s high-speed systems.One of the design constraints for these systems is the maximum transmission distance between a serializer

Model Line

Manufacturer's Classification

  • Semiconductors> Interface> Serializer, Deserializer> Channel Link III