Datasheet Texas Instruments SN74ABT5402A

ManufacturerTexas Instruments
SeriesSN74ABT5402A
Datasheet Texas Instruments SN74ABT5402A

12-Bit Line/Memory Drivers With 3-State Outputs

Datasheets

12-Bit Line/Memory Drivers With 3-State Outputs datasheet
PDF, 524 Kb, Revision: B, File published: May 1, 1997
Extract from the document

Prices

Status

SN74ABT5402ADWSN74ABT5402ADWG4SN74ABT5402ADWR
Lifecycle StatusActive (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)
Manufacture's Sample AvailabilityNoNoNo

Packaging

SN74ABT5402ADWSN74ABT5402ADWG4SN74ABT5402ADWR
N123
Pin282828
Package TypeDWDWDW
Industry STD TermSOICSOICSOIC
JEDEC CodeR-PDSO-GR-PDSO-GR-PDSO-G
Package QTY20201000
CarrierTUBETUBELARGE T&R
Device MarkingABT5402AABT5402AABT5402A
Width (mm)7.57.57.5
Length (mm)17.917.917.9
Thickness (mm)2.352.352.35
Pitch (mm)1.271.271.27
Max Height (mm)2.652.652.65
Mechanical DataDownloadDownloadDownload

Parametrics

Parameters / ModelsSN74ABT5402ADW
SN74ABT5402ADW
SN74ABT5402ADWG4
SN74ABT5402ADWG4
SN74ABT5402ADWR
SN74ABT5402ADWR
Bits121212
F @ Nom Voltage(Max), Mhz150150150
ICC @ Nom Voltage(Max), mA0.050.050.05
Operating Temperature Range, C-40 to 85-40 to 85-40 to 85
Output Drive (IOL/IOH)(Max), mA-12/12-12/12-12/12
Package GroupSOICSOICSOIC
Package Size: mm2:W x L, PKG28SOIC: 184 mm2: 10.3 x 17.9(SOIC)28SOIC: 184 mm2: 10.3 x 17.9(SOIC)28SOIC: 184 mm2: 10.3 x 17.9(SOIC)
RatingCatalogCatalogCatalog
Schmitt TriggerNoNoNo
Technology FamilyABTABTABT
VCC(Max), V5.55.55.5
VCC(Min), V4.54.54.5
Voltage(Nom), V555
tpd @ Nom Voltage(Max), ns6.26.26.2

Eco Plan

SN74ABT5402ADWSN74ABT5402ADWG4SN74ABT5402ADWR
RoHSCompliantCompliantCompliant

Application Notes

  • Quad Flatpack No-Lead Logic Packages (Rev. D)
    PDF, 1.0 Mb, Revision: D, File published: Feb 16, 2004
    Texas Instruments (TI) Quad Flatpack No-lead (QFN) 14/16/20-terminal Pb-free plastic packages meet dimensions specified in JEDEC standard MO-241 allow for board miniaturization and hold several advantages over traditional SOIC SSOP TSSOP and TVSOP packages. The packages are physically smaller have a smaller routing area improved thermal performance and improved electrical parasitics while
  • Advanced BiCMOS Technology (ABT) Logic Characterization Information (Rev. B)
    PDF, 528 Kb, Revision: B, File published: Jun 1, 1997
    The purpose of this document is to assist the designers of high-performance digital logic systems in using the advanced BiCMOS technology (ABT) logic family. Detailed electrical characteristics of these bus-interface devices are provided and tables and graphs have been included to compare specific parameters of the ABT family with those of other logic families. In addition typical data is provide
  • Advanced BiCMOS Technology (ABT) Logic Enables Optimal System Design (Rev. A)
    PDF, 115 Kb, Revision: A, File published: Mar 1, 1997
    Advanced bus-interface logic (ABIL) products processed in submicron advanced BiCMOS technologies (ABT) address the specific end-equipment demands of workstations personal and portable computers and telecommunications markets. This document discusses ABIL as system bus interfaces the merits of ABT its I/O structure packaging and ABT products for end-equipment specific solutions.
  • Family of Curves Demonstrating Output Skews for Advanced BiCMOS Devices (Rev. A)
    PDF, 80 Kb, Revision: A, File published: Dec 1, 1996
    This document shows the output skew for the ABT16254 ABT16952 and ABT16500A devices of the TI advanced BiCMOS (ABT) family. The data samples show which output skew is being examined where the data originates and how it is analyzed. Some errors present in the data are discussed. Skew curves at varying temperatures are given for the ABT16240 ABT16245 ABT16952 ABT16500A and ABT16249 devic
  • Understanding Advanced Bus-Interface Products Design Guide
    PDF, 253 Kb, File published: May 1, 1996
  • Power-Up 3-State (PU3S) Circuits in TI Standard Logic Devices
    PDF, 209 Kb, File published: May 10, 2002
    Many telecom and networking applications require that cards be inserted and extracted from a live backplane without interrupting data or damaging components. To achieve this interface terminals of the card must be electrically isolated from the bus system during insertion or extraction from the backplane. To facilitate this Texas Instruments provides bus-interface and logic devices with features

Model Line

Manufacturer's Classification

  • Semiconductors> Logic> Buffer/Driver/Transceiver> Non-Inverting Buffer/Driver