Datasheet Texas Instruments SN74ALVC7805-40DLR

ManufacturerTexas Instruments
SeriesSN74ALVC7805
Part NumberSN74ALVC7805-40DLR

256 x 18 3.3-V synchronous FIFO memory 56-SSOP 0 to 70

Datasheets

256 X 18 Low-Power Clocked First-In, First-Out Memory datasheet
PDF, 410 Kb, Revision: A, File published: Apr 1, 1998
Extract from the document

Prices

Status

Lifecycle StatusActive (Recommended for new designs)
Manufacture's Sample AvailabilityNo

Packaging

Pin56
Package TypeDL
Industry STD TermSSOP
JEDEC CodeR-PDSO-G
Package QTY1000
CarrierLARGE T&R
Device MarkingALVC7805-40
Width (mm)7.49
Length (mm)18.41
Thickness (mm)2.59
Pitch (mm).635
Max Height (mm)2.79
Mechanical DataDownload

Eco Plan

RoHSCompliant

Application Notes

  • Benefits & Issues of Migrating 5-V and 3.3-V Logic to Lower-Voltage Supplies (Rev. A)
    PDF, 154 Kb, Revision: A, File published: Sep 8, 1999
    In the last few years the trend toward reducing supply voltage (VCC) has continued as reflected in an additional specification of 2.5-V VCC for the AVC ALVT ALVC LVC LV and the CBTLV families.In this application report the different logic levels at VCC of 5 V 3.3 V 2.5 V and 1.8 V are compared. Within the report the possibilities for migration from 5-V logic and 3.3-V logic families
  • Understanding Advanced Bus-Interface Products Design Guide
    PDF, 253 Kb, File published: May 1, 1996
  • TI SN74ALVC16835 Component Specification Analysis for PC100
    PDF, 43 Kb, File published: Aug 3, 1998
    The PC100 standard establishes design parameters for the PC SDRAM DIMM that is designed to operate at 100 MHz. The 168-pin, 8-byte, registered SDRAM DIMM is a JEDEC-defined device (JC-42.5-96-146A). Some of the defined signal paths include data signals, address signals, and control signals. This application report discusses the SN74ALVC16835 18-bit universal bus driver that is available from T
  • Power-Dissipation Calculations for TI FIFO Products (Rev. A)
    PDF, 106 Kb, Revision: A, File published: Mar 1, 1996
    Low power consumption is a major advantage of TI FIFO products. Power calculations are required to meet design requirements for chip temperature and system power. This document assists component and system designers in evaluating power consumption for the ACT and ABT FIFO products. Two examples of power calculations, one for the SN74ACT3632 bi-directional CMOS FIFO and one for the BiCMOS SN74ABT36
  • Logic Solutions for PC-100 SDRAM Registered DIMMs (Rev. A)
    PDF, 96 Kb, Revision: A, File published: May 13, 1998
    Design of high-performance personal computer (PC) systems that are capable of meeting the needs imposed by modern operating systems and software includes the use of large banks of SDRAMs on DIMMs (see Figure 1).To meet the demands of stable functionality over the broad spectrum of operating environments, meet system timing needs, and to support data integrity, the loads presented by the large
  • 16-Bit Widebus Logic Families in 56-Ball 0.65-mm Pitch Very Thin Fine-Pitch BGA (Rev. B)
    PDF, 895 Kb, Revision: B, File published: May 22, 2002
    TI?s 56-ball MicroStar Jr.E package registered under JEDEC MO-225 has demonstrated through modeling and experimentation that it is an optimal solution for reducing inductance and capacitance improving thermal performance and minimizing board area usage in integrated bus functions. Multiple functions released in the 56-ball MicroStar Jr.E package have superior performance characteristics compa

Model Line

Series: SN74ALVC7805 (1)
  • SN74ALVC7805-40DLR

Manufacturer's Classification

  • Semiconductors > Logic > Flip-Flop/Latch/Register > FIFO Register

Other Names:

SN74ALVC780540DLR, SN74ALVC7805 40DLR