Datasheet Texas Instruments SN74ALVCH162344

ManufacturerTexas Instruments
SeriesSN74ALVCH162344
Datasheet Texas Instruments SN74ALVCH162344

1-Bit To 4-Bit Address Driver With 3-State Outputs

Datasheets

SN74ALVCH162344 datasheet
PDF, 337 Kb, Revision: I, File published: Sep 2, 2004
Extract from the document

Prices

Status

SN74ALVCH162344DGGRSN74ALVCH162344DLSN74ALVCH162344GRSN74ALVCH162344VR
Lifecycle StatusObsolete (Manufacturer has discontinued the production of the device)Active (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)
Manufacture's Sample AvailabilityNoNoNoNo

Packaging

SN74ALVCH162344DGGRSN74ALVCH162344DLSN74ALVCH162344GRSN74ALVCH162344VR
N1234
Pin56565656
Package TypeDGGDLDGGDGV
Industry STD TermTSSOPSSOPTSSOPTVSOP
JEDEC CodeR-PDSO-GR-PDSO-GR-PDSO-GR-PDSO-G
Width (mm)6.17.496.14.4
Length (mm)1418.411411.3
Thickness (mm)1.152.591.151.05
Pitch (mm).5.635.5.4
Max Height (mm)1.22.791.21.2
Mechanical DataDownloadDownloadDownloadDownload
Package QTY2020002000
CarrierTUBELARGE T&RLARGE T&R
Device MarkingALVCH162344ALVCH162344VH2344

Parametrics

Parameters / ModelsSN74ALVCH162344DGGR
SN74ALVCH162344DGGR
SN74ALVCH162344DL
SN74ALVCH162344DL
SN74ALVCH162344GR
SN74ALVCH162344GR
SN74ALVCH162344VR
SN74ALVCH162344VR
Approx. Price (US$)0.59 | 1ku0.59 | 1ku
Bits44
Bits(#)44
F @ Nom Voltage(Max), Mhz100100
F @ Nom Voltage(Max)(Mhz)100100
ICC @ Nom Voltage(Max), mA0.040.04
ICC @ Nom Voltage(Max)(mA)0.040.04
Input TypeLVTTL
Operating Temperature Range, C-40 to 85-40 to 85
Operating Temperature Range(C)-40 to 85-40 to 85
Output Drive (IOL/IOH)(Max), mA-12/12-12/12
Output Drive (IOL/IOH)(Max)(mA)-12/12-12/12
Output TypeLVTTL
Package GroupTSSOPSSOPTSSOPTVSOP
Package Size: mm2:W x L, PKG56SSOP: 191 mm2: 10.35 x 18.42(SSOP)56TSSOP: 113 mm2: 8.1 x 14(TSSOP)
Package Size: mm2:W x L (PKG)56TSSOP: 113 mm2: 8.1 x 14(TSSOP)56TVSOP: 72 mm2: 6.4 x 11.3(TVSOP)
RatingCatalogCatalogCatalogCatalog
Schmitt TriggerNoNoNoNo
Technology FamilyALVCALVCALVCALVC
VCC(Max), V3.63.6
VCC(Max)(V)3.63.6
VCC(Min), V1.651.65
VCC(Min)(V)1.651.65
Voltage(Nom), V1.8,2.5,2.7,3.31.8,2.5,2.7,3.3
Voltage(Nom)(V)1.8
2.5
2.7
3.3
1.8
2.5
2.7
3.3
tpd @ Nom Voltage(Max), ns4.9,5.1,4.44.9,5.1,4.4
tpd @ Nom Voltage(Max)(ns)4.9
5.1
4.4
4.9
5.1
4.4

Eco Plan

SN74ALVCH162344DGGRSN74ALVCH162344DLSN74ALVCH162344GRSN74ALVCH162344VR
RoHSNot CompliantCompliantCompliantCompliant
Pb FreeNoYes

Application Notes

  • TI SN74ALVC16835 Component Specification Analysis for PC100
    PDF, 43 Kb, File published: Aug 3, 1998
    The PC100 standard establishes design parameters for the PC SDRAM DIMM that is designed to operate at 100 MHz. The 168-pin, 8-byte, registered SDRAM DIMM is a JEDEC-defined device (JC-42.5-96-146A). Some of the defined signal paths include data signals, address signals, and control signals. This application report discusses the SN74ALVC16835 18-bit universal bus driver that is available from T
  • Logic Solutions for PC-100 SDRAM Registered DIMMs (Rev. A)
    PDF, 96 Kb, Revision: A, File published: May 13, 1998
    Design of high-performance personal computer (PC) systems that are capable of meeting the needs imposed by modern operating systems and software includes the use of large banks of SDRAMs on DIMMs (see Figure 1).To meet the demands of stable functionality over the broad spectrum of operating environments, meet system timing needs, and to support data integrity, the loads presented by the large
  • Bus-Hold Circuit
    PDF, 418 Kb, File published: Feb 5, 2001
    When designing systems that include CMOS devices, designers must pay special attention to the operating condition in which all of the bus drivers are in an inactive, high-impedance condition (3-state). Unless special measures are taken, this condition can lead to undefined levels and, thus, to a significant increase in the device?s power dissipation. In extreme cases, this leads to oscillation of
  • 16-Bit Widebus Logic Families in 56-Ball 0.65-mm Pitch Very Thin Fine-Pitch BGA (Rev. B)
    PDF, 895 Kb, Revision: B, File published: May 22, 2002
    TI?s 56-ball MicroStar Jr.E package registered under JEDEC MO-225 has demonstrated through modeling and experimentation that it is an optimal solution for reducing inductance and capacitance improving thermal performance and minimizing board area usage in integrated bus functions. Multiple functions released in the 56-ball MicroStar Jr.E package have superior performance characteristics compa
  • Benefits & Issues of Migrating 5-V and 3.3-V Logic to Lower-Voltage Supplies (Rev. A)
    PDF, 154 Kb, Revision: A, File published: Sep 8, 1999
    In the last few years the trend toward reducing supply voltage (VCC) has continued as reflected in an additional specification of 2.5-V VCC for the AVC ALVT ALVC LVC LV and the CBTLV families.In this application report the different logic levels at VCC of 5 V 3.3 V 2.5 V and 1.8 V are compared. Within the report the possibilities for migration from 5-V logic and 3.3-V logic families

Model Line

Manufacturer's Classification

  • Semiconductors> Logic> Buffer/Driver/Transceiver> Non-Inverting Buffer/Driver