Datasheet Texas Instruments SN74AVC20T245
| Manufacturer | Texas Instruments |
| Series | SN74AVC20T245 |
20-Bit Dual Supply Bus Transceiver with Configurable Voltage Translation and 3-State Outputs
Datasheets
SN74AVC20T245 20-Bit Dual-Supply Bus Transceiver datasheet
PDF, 1.3 Mb, Revision: F, File published: Apr 19, 2005
Extract from the document
Prices
Status
| 74AVC20T245DGGRG4 | 74AVC20T245DGVRG4 | SN74AVC20T245DGG | SN74AVC20T245DGGR | SN74AVC20T245DGVR | SN74AVC20T245ZQLR | |
|---|---|---|---|---|---|---|
| Lifecycle Status | Active (Recommended for new designs) | Active (Recommended for new designs) | Active (Recommended for new designs) | Active (Recommended for new designs) | Active (Recommended for new designs) | Active (Recommended for new designs) |
| Manufacture's Sample Availability | Yes | No | Yes | Yes | Yes | Yes |
Packaging
| 74AVC20T245DGGRG4 | 74AVC20T245DGVRG4 | SN74AVC20T245DGG | SN74AVC20T245DGGR | SN74AVC20T245DGVR | SN74AVC20T245ZQLR | |
|---|---|---|---|---|---|---|
| N | 1 | 2 | 3 | 4 | 5 | 6 |
| Pin | 56 | 56 | 56 | 56 | 56 | 56 |
| Package Type | DGG | DGV | DGG | DGG | DGV | ZQL |
| Industry STD Term | TSSOP | TVSOP | TSSOP | TSSOP | TVSOP | BGA MICROSTAR JUNIOR |
| JEDEC Code | R-PDSO-G | R-PDSO-G | R-PDSO-G | R-PDSO-G | R-PDSO-G | R-PBGA-N |
| Package QTY | 2000 | 2000 | 35 | 2000 | 2000 | 1000 |
| Carrier | LARGE T&R | LARGE T&R | TUBE | LARGE T&R | LARGE T&R | LARGE T&R |
| Device Marking | AVC20T245 | WG245 | AVC20T245 | AVC20T245 | WG245 | WG245 |
| Width (mm) | 6.1 | 4.4 | 6.1 | 6.1 | 4.4 | 4.5 |
| Length (mm) | 14 | 11.3 | 14 | 14 | 11.3 | 7 |
| Thickness (mm) | 1.15 | 1.05 | 1.15 | 1.15 | 1.05 | .75 |
| Pitch (mm) | .5 | .4 | .5 | .5 | .4 | .65 |
| Max Height (mm) | 1.2 | 1.2 | 1.2 | 1.2 | 1.2 | 1 |
| Mechanical Data | Download | Download | Download | Download | Download | Download |
Parametrics
| Parameters / Models | 74AVC20T245DGGRG4 | 74AVC20T245DGVRG4 | SN74AVC20T245DGG | SN74AVC20T245DGGR | SN74AVC20T245DGVR | SN74AVC20T245ZQLR |
|---|---|---|---|---|---|---|
| Bits | 20 | 20 | 20 | 20 | 20 | 20 |
| F @ Nom Voltage(Max), Mhz | 100 | 100 | 100 | 100 | 100 | 100 |
| ICC @ Nom Voltage(Max), mA | 0.065 | 0.065 | 0.065 | 0.065 | 0.065 | 0.065 |
| Operating Temperature Range, C | -40 to 85 | -40 to 85 | -40 to 85 | -40 to 85 | -40 to 85 | -40 to 85 |
| Package Group | TSSOP | TVSOP | TSSOP | TSSOP | TVSOP | BGA MICROSTAR JUNIOR |
| Package Size: mm2:W x L, PKG | 56TSSOP: 113 mm2: 8.1 x 14(TSSOP) | 56TVSOP: 72 mm2: 6.4 x 11.3(TVSOP) | 56TSSOP: 113 mm2: 8.1 x 14(TSSOP) | 56TSSOP: 113 mm2: 8.1 x 14(TSSOP) | 56TVSOP: 72 mm2: 6.4 x 11.3(TVSOP) | 56BGA MICROSTAR JUNIOR: 32 mm2: 4.5 x 7(BGA MICROSTAR JUNIOR) |
| Rating | Catalog | Catalog | Catalog | Catalog | Catalog | Catalog |
| Schmitt Trigger | No | No | No | No | No | No |
| Technology Family | AVC | AVC | AVC | AVC | AVC | AVC |
| VCC(Max), V | 3.6 | 3.6 | 3.6 | 3.6 | 3.6 | 3.6 |
| VCC(Min), V | 1.2 | 1.2 | 1.2 | 1.2 | 1.2 | 1.2 |
| Voltage(Nom), V | 1.2,1.5,1.8,2.5,3.3 | 1.2,1.5,1.8,2.5,3.3 | 1.2,1.5,1.8,2.5,3.3 | 1.2,1.5,1.8,2.5,3.3 | 1.2,1.5,1.8,2.5,3.3 | 1.2,1.5,1.8,2.5,3.3 |
| tpd @ Nom Voltage(Max), ns | 3.8,3.63.5,3.4 | 3.8,3.63.5,3.4 | 3.8,3.63.5,3.4 | 3.8,3.63.5,3.4 | 3.8,3.63.5,3.4 | 3.8,3.63.5,3.4 |
Eco Plan
| 74AVC20T245DGGRG4 | 74AVC20T245DGVRG4 | SN74AVC20T245DGG | SN74AVC20T245DGGR | SN74AVC20T245DGVR | SN74AVC20T245ZQLR | |
|---|---|---|---|---|---|---|
| RoHS | Compliant | Compliant | Compliant | Compliant | Compliant | Compliant |
Application Notes
- Dynamic Output Control (DOC) Circuitry Technology And Applications (Rev. B)PDF, 126 Kb, Revision: B, File published: Jul 7, 1999
Texas Instruments (TI[TM]) next-generation logic is called the Advanced Very-low-voltage CMOS (AVC) family. The AVCfamily features TI?s Dynamic Output Control (DOC[TM]) circuit (patent pending). DOC circuitry automatically lowers the outputimpedance of the circuit at the beginning of a signal transition, providing enough current to achieve high signaling speeds, thensubsequently raises the i - AVC Logic Family Technology and Applications (Rev. A)PDF, 148 Kb, Revision: A, File published: Aug 26, 1998
Texas Instruments (TI?) announces the industry?s first logic family to achieve maximum propagation delays of less than 2 ns at 2.5 V. TI?s next-generation logic is the Advanced Very-low-voltage CMOS (AVC) family. Although optimized for 2.5-V systems, AVC logic supports mixed-voltage systems because it is compatible with 3.3-V and 1.8-V devices. The AVC family features TI?s Dynamic Output Control ( - Voltage Translation Between 3.3-V, 2.5-V, 1.8-V, and 1.5-V Logic Standards (Rev. B)PDF, 390 Kb, Revision: B, File published: Apr 30, 2015
- 16-Bit Widebus Logic Families in 56-Ball 0.65-mm Pitch Very Thin Fine-Pitch BGA (Rev. B)PDF, 895 Kb, Revision: B, File published: May 22, 2002
TI?s 56-ball MicroStar Jr.E package registered under JEDEC MO-225 has demonstrated through modeling and experimentation that it is an optimal solution for reducing inductance and capacitance improving thermal performance and minimizing board area usage in integrated bus functions. Multiple functions released in the 56-ball MicroStar Jr.E package have superior performance characteristics compa - Selecting the Right Level Translation Solution (Rev. A)PDF, 313 Kb, Revision: A, File published: Jun 22, 2004
Supply voltages continue to migrate to lower nodes to support today's low-power high-performance applications. While some devices are capable of running at lower supply nodes others might not have this capability. To haveswitching compatibility between these devices the output of each driver must be compliant with the input of the receiver that it is driving. There are several level-translati
Model Line
Series: SN74AVC20T245 (6)
Manufacturer's Classification
- Semiconductors> Logic> Voltage Level Translation> Direction Controlled Voltage Translation
