Datasheet Texas Instruments TLC540
Manufacturer | Texas Instruments |
Series | TLC540 |
8-Bit, 75 kSPS ADC Serial-Out, On-Chip 12-Ch. Analog Mux, 11 Ch.
Datasheets
8-Bit Analog-to-Digital Converters With Serial Control And 11 Inputs datasheet
PDF, 1.4 Mb, Revision: B, File published: Jun 18, 2001
Extract from the document
Prices
Status
TLC540IDW | TLC540IDWR | TLC540IFN | TLC540IFNG3 | TLC540IFNR | TLC540IFNRG3 | TLC540IN | TLC540INE4 | |
---|---|---|---|---|---|---|---|---|
Lifecycle Status | Active (Recommended for new designs) | Active (Recommended for new designs) | Active (Recommended for new designs) | Active (Recommended for new designs) | Active (Recommended for new designs) | Active (Recommended for new designs) | Active (Recommended for new designs) | Active (Recommended for new designs) |
Manufacture's Sample Availability | No | Yes | No | No | No | Yes | No | No |
Packaging
TLC540IDW | TLC540IDWR | TLC540IFN | TLC540IFNG3 | TLC540IFNR | TLC540IFNRG3 | TLC540IN | TLC540INE4 | |
---|---|---|---|---|---|---|---|---|
N | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 |
Pin | 20 | 20 | 20 | 20 | 20 | 20 | 20 | 20 |
Package Type | DW | DW | FN | FN | FN | FN | N | N |
Industry STD Term | SOIC | SOIC | PLCC | PLCC | PLCC | PLCC | PDIP | PDIP |
JEDEC Code | R-PDSO-G | R-PDSO-G | S-PQCC-J | S-PQCC-J | S-PQCC-J | S-PQCC-J | R-PDIP-T | R-PDIP-T |
Package QTY | 25 | 2000 | 46 | 46 | 1000 | 1000 | 20 | 20 |
Carrier | TUBE | LARGE T&R | TUBE | TUBE | LARGE T&R | LARGE T&R | TUBE | TUBE |
Device Marking | TLC540I | TLC540I | TLC540I | TLC540I | TLC540I | TLC540I | TLC540IN | TLC540IN |
Width (mm) | 7.5 | 7.5 | 8.96 | 8.96 | 8.96 | 8.96 | 6.35 | 6.35 |
Length (mm) | 12.8 | 12.8 | 8.96 | 8.96 | 8.96 | 8.96 | 24.33 | 24.33 |
Thickness (mm) | 2.35 | 2.35 | 4.06 | 4.06 | 4.06 | 4.06 | 4.57 | 4.57 |
Pitch (mm) | 1.27 | 1.27 | 1.27 | 1.27 | 1.27 | 1.27 | 2.54 | 2.54 |
Max Height (mm) | 2.65 | 2.65 | 4.57 | 4.57 | 4.57 | 4.57 | 5.08 | 5.08 |
Mechanical Data | Download | Download | Download | Download | Download | Download | Download | Download |
Parametrics
Parameters / Models | TLC540IDW | TLC540IDWR | TLC540IFN | TLC540IFNG3 | TLC540IFNR | TLC540IFNRG3 | TLC540IN | TLC540INE4 |
---|---|---|---|---|---|---|---|---|
# Input Channels | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 |
Analog Voltage AVDD(Max), V | 5.5 | 5.5 | 5.5 | 5.5 | 5.5 | 5.5 | 5.5 | 5.5 |
Analog Voltage AVDD(Min), V | 4.75 | 4.75 | 4.75 | 4.75 | 4.75 | 4.75 | 4.75 | 4.75 |
Architecture | SAR | SAR | SAR | SAR | SAR | SAR | SAR | SAR |
Digital Supply(Max), V | 5.5 | 5.5 | 5.5 | 5.5 | 5.5 | 5.5 | 5.5 | 5.5 |
Digital Supply(Min), V | 4.75 | 4.75 | 4.75 | 4.75 | 4.75 | 4.75 | 4.75 | 4.75 |
INL(Max), +/-LSB | 0.5 | 0.5 | 0.5 | 0.5 | 0.5 | 0.5 | 0.5 | 0.5 |
Input Range(Max), V | 5.5 | 5.5 | 5.5 | 5.5 | 5.5 | 5.5 | 5.5 | 5.5 |
Input Type | Single-Ended | Single-Ended | Single-Ended | Single-Ended | Single-Ended | Single-Ended | Single-Ended | Single-Ended |
Integrated Features | N/A | N/A | N/A | N/A | N/A | N/A | N/A | N/A |
Interface | SPI | SPI | SPI | SPI | SPI | SPI | SPI | SPI |
Multi-Channel Configuration | Multiplexed | Multiplexed | Multiplexed | Multiplexed | Multiplexed | Multiplexed | Multiplexed | Multiplexed |
Operating Temperature Range, C | -40 to 85 | -40 to 85 | -40 to 85 | -40 to 85 | -40 to 85 | -40 to 85 | -40 to 85 | -40 to 85 |
Package Group | SOIC | SOIC | PLCC | PLCC | PLCC | PLCC | PDIP | PDIP |
Package Size: mm2:W x L, PKG | 20SOIC: 132 mm2: 10.3 x 12.8(SOIC) | 20SOIC: 132 mm2: 10.3 x 12.8(SOIC) | 20PLCC: 80 mm2: 8.96 x 8.96(PLCC) | 20PLCC: 80 mm2: 8.96 x 8.96(PLCC) | 20PLCC: 80 mm2: 8.96 x 8.96(PLCC) | 20PLCC: 80 mm2: 8.96 x 8.96(PLCC) | See datasheet (PDIP) | See datasheet (PDIP) |
Power Consumption(Typ), mW | 6 | 6 | 6 | 6 | 6 | 6 | 6 | 6 |
Rating | Catalog | Catalog | Catalog | Catalog | Catalog | Catalog | Catalog | Catalog |
Reference Mode | Ext | Ext | Ext | Ext | Ext | Ext | Ext | Ext |
Resolution, Bits | 8 | 8 | 8 | 8 | 8 | 8 | 8 | 8 |
Sample Rate (max), SPS | 75kSPS | 75kSPS | 75kSPS | 75kSPS | 75kSPS | 75kSPS | 75kSPS | 75kSPS |
Sample Rate(Max), MSPS | 0.075 | 0.075 | 0.075 | 0.075 | 0.075 | 0.075 | 0.075 | 0.075 |
Eco Plan
TLC540IDW | TLC540IDWR | TLC540IFN | TLC540IFNG3 | TLC540IFNR | TLC540IFNRG3 | TLC540IN | TLC540INE4 | |
---|---|---|---|---|---|---|---|---|
RoHS | Compliant | Compliant | Compliant | Compliant | Compliant | Compliant | Compliant | Compliant |
Pb Free | Yes | Yes |
Application Notes
- Determining Minimum Acquisition Times for SAR ADCs, part 2PDF, 215 Kb, File published: Mar 17, 2011
The input structure circuit of a successive-approximation register analog-to-digital converter (SAR ADC) incombination with the driving circuit forms a transfer function that can be used to determine minimum acquisition times for different types of applied input signals. This application report, which builds on Determining Minimum Acquisition Times for SAR ADCs When a Step Function is Applied to
Model Line
Series: TLC540 (8)
Manufacturer's Classification
- Semiconductors> Data Converters> Analog-to-Digital Converters (ADCs)> Precision ADCs (<=10MSPS)