Datasheet Microchip TP0620

ManufacturerMicrochip
SeriesTP0620

This low threshold, enhancement-mode (normally-off) transistor utilizes a vertical DMOS structure and well-proven, silicon-gate manufacturing process

Datasheets

TP0620 Datasheet - P-Channel Enhancement-Mode Vertical DMOS FET
PDF, 618 Kb, Revision: 06-27-2014
Extract from the document

Prices

Status

TP0620N3-G
Lifecycle StatusProduction (Appropriate for new designs but newer alternatives may exist)

Packaging

TP0620N3-G
N1
PackageTO-92
Pins3

Parametrics

Parameters / ModelsTP0620N3-G
BVdss min, V-200
CISSmax, pF150
Operating Temperature Range, °C-55 to +150
Rds, on) max12
Vgs(th) max, V-2.4

Eco Plan

TP0620N3-G
RoHSCompliant

Model Line

Series: TP0620 (1)