Datasheet Microchip TP2640

ManufacturerMicrochip
SeriesTP2640

This low threshold, enhancement-mode (normally-off) transistor utilizes a vertical DMOS structure and well-proven, silicon-gate manufacturing process

Datasheets

TP2640 Datasheet - P-Channel Enhancement-Mode Vertical DMOS FET
PDF, 727 Kb, Revision: 06-27-2014
Extract from the document

Prices

Status

TP2640LG-GTP2640N3-G
Lifecycle StatusProduction (Appropriate for new designs but newer alternatives may exist)Production (Appropriate for new designs but newer alternatives may exist)

Packaging

TP2640LG-GTP2640N3-G
N12
PackageSOICTO-92
Pins83

Parametrics

Parameters / ModelsTP2640LG-GTP2640N3-G
BVdss min, V-400-400
CISSmax, pF300300
Operating Temperature Range, °C-55 to +150-55 to +150
Rds, on) max1515
Vgs(th) max, V-2.0-2.0

Eco Plan

TP2640LG-GTP2640N3-G
RoHSCompliantCompliant

Model Line

Series: TP2640 (2)