Datasheet Texas Instruments PLMK04832NKDT
| Manufacturer | Texas Instruments |
| Series | LMK04832 |
| Part Number | PLMK04832NKDT |
Ultra Low Noise 3.2GHz Jitter Cleaner, Clock Generator and Distributor 64-WQFN -40 to 85
Datasheets
LMK04832 Ultra Low-Noise JESD204B Compliant Clock Jitter Cleaner With Dual Loop PLLs datasheet
PDF, 381 Kb, File published: Aug 25, 2017
Extract from the document
Prices
Status
| Lifecycle Status | Active (Recommended for new designs) |
| Manufacture's Sample Availability | Yes |
Packaging
| Pin | 64 |
| Package Type | NKD |
| Industry STD Term | WQFN |
| JEDEC Code | S-PQFP-N |
| Package QTY | 250 |
| Carrier | SMALL T&R |
| Width (mm) | 9 |
| Length (mm) | 9 |
| Pitch (mm) | .5 |
| Max Height (mm) | .8 |
| Mechanical Data | Download |
Parametrics
| Operating Temperature Range | -40 to 85 C |
| Output Frequency(Max) | 3202 MHz |
| Output Level | HCSL,HSDS,LCPECL |
| Package Group | WQFN |
| Package Size: mm2:W x L | 64WQFN: 81 mm2: 9 x 9(WQFN) PKG |
| Rating | Catalog |
| Special Features | 3.3V Vcc/Vdd,Holdover mode,JESD204B SYSREF Generation,Jitter Cleaner,Manual and automatic switching between inputs,SPI,uWire |
| Supply Voltage(Max) | 3.45 V |
| Supply Voltage(Min) | 3.15 V |
| VCO Frequency(Max) | 3205 MHz |
Eco Plan
| RoHS | See ti.com |
Design Kits & Evaluation Modules
- Evaluation Modules & Boards: LMK04832EVM
LMK04832 JESD204B Clock Jitter Cleaner/Clock Generator/Distribution Evaluation Module
Lifecycle Status: Preview (Device has been announced but is not in production. Samples may or may not be available)
Model Line
Series: LMK04832 (1)
- PLMK04832NKDT
Manufacturer's Classification
- Semiconductors > Clock and Timing > Clock Jitter Cleaners > Dual / Cascaded PLL
