Datasheet Texas Instruments TL16C552APN
Manufacturer | Texas Instruments |
Series | TL16C552A |
Part Number | TL16C552APN |
Dual UART with 16-Byte FIFOs & Parallel Port 80-LQFP -55 to 125
Datasheets
Dual Asychronous Communications Element With FIFO datasheet
PDF, 488 Kb, Revision: D, File published: Jan 21, 1999
Extract from the document
Prices
Status
Lifecycle Status | Active (Recommended for new designs) |
Manufacture's Sample Availability | Yes |
Packaging
Pin | 80 |
Package Type | PN |
Industry STD Term | LQFP |
JEDEC Code | S-PQFP-G |
Package QTY | 119 |
Carrier | JEDEC TRAY (10+1) |
Device Marking | TL16C552APN |
Width (mm) | 12 |
Length (mm) | 12 |
Thickness (mm) | 1.4 |
Pitch (mm) | .5 |
Max Height (mm) | 1.6 |
Mechanical Data | Download |
Parametrics
Auto RTS/CTS | Yes |
Baud Rate (max) at Vcc = 1.8V and with 16X Sampling | N/A Mbps |
Baud Rate (max) at Vcc = 2.5V and with 16X Sampling | N/A Mbps |
Baud Rate (max) at Vcc = 3.3V and with 16X Sampling | N/A Mbps |
Baud Rate (max) at Vcc = 5.0V and with 16X Sampling | 1 Mbps |
CPU Interface | X86 |
FIFOs | 16 bytes |
Number of Channels | 2 |
Operating Temperature Range | -40 to 85,-55 to 125 C |
Operating Voltage | 5 V |
Package Group | LQFP |
Programmable FIFO Trigger Levels | No |
Rating | Catalog |
Rx FIFO Trigger Levels | 4 |
Tx FIFO Trigger Levels | N/A |
Eco Plan
RoHS | Compliant |
Model Line
Series: TL16C552A (7)
Manufacturer's Classification
- Semiconductors > Interface > UART