Datasheet Diodes PI6CB33202

ManufacturerDiodes
SeriesPI6CB33202

Very Low Power 2-OUTPUT Pcie Clock Buffer With On-Chip Termination

Datasheets

Datasheet PI6CB33202
PDF, 1.2 Mb, Language: en, File uploaded: Mar 10, 2020, Pages: 20
Very-Low-Power Two-Output PCIe Clock Buffer With On-Chip Termination
Extract from the document

Prices

Detailed Description

The PI6CB33202 is a two-output very-low-power PCIe Gen1/ Gen2/Gen3/Gen4/Gen5 clock buffer.

It takes a reference input to
fan out two 100MHz low-power differential HCSL outputs with on-chip terminations. The on-chip termination can save eight
external resistors and make layout easier. Individual OE pin for each output provides easier power management.

It uses Diodes proprietary PLL design to achieve very-low jitter that meets PCIe Gen1/Gen2/Gen3/Gen4/Gen5 requirements.
Other than PCIe 100MHz support, this device also support Ethernet application with 50MHz, 125MHz, and 133.33MHz via
SMBus. It provides various options such as different slew rate and amplitude through SMBUS, so users can configure the device easily to get the optimized performance for their individual boards.

Packaging

PI6CB33202ZDIEXPI6CB33202ZDIEX-13R
N12
PackageTQFN (ZD24) MSL1 SnTQFN (ZD24) MSL1 Sn

Parametrics

Parameters / ModelsPI6CB33202ZDIEXPI6CB33202ZDIEX-13R
FunctionBufferBuffer
Input Type(s)HCSLHCSL
Jitter0.050.05
Number of Outputs22
Output Frequency100MHz, 125MHz, 133.33MHz, 156.25MHz100MHz, 125MHz, 133.33MHz, 156.25MHz
Output Type(s)HCSLHCSL
Skew5050
Supply Voltage3.33.3
Temperature- 40 to 85C- 40 to 85C

Model Line

Series: PI6CB33202 (2)

Manufacturer's Classification

  • Connectivity & Timing > Clock ICs > Application Specific Clocks > PCI Express (PCIe) Clock Buffers