Datasheet Diodes PI6CB33602

ManufacturerDiodes
SeriesPI6CB33602

Very Low Power 6-OUTPUT Pcie Clock Buffer With On-Chip Termination

Datasheets

Datasheet PI6CB33602
PDF, 1.3 Mb, Language: en, File uploaded: Mar 10, 2020, Pages: 20
Very Low Power 6-Output PCIe Clock Buffer With On-Chip Termination
Extract from the document

Prices

Detailed Description

The PI6CB33602 is a 6-output very low power PCIe Gen1/Gen2/ Gen3/Gen4/Gen5 clock buffer.

It takes a reference input to fanout six 100MHz low power differential HCSL outputs with on-chip terminations. The on-chip termination can save 24 external resistors and make layout easier. Individual OE pin for each output provides easier power management.

It uses Diodes proprietary PLL design to achieve very low jitter that meets PCIe Gen1/Gen2/Gen3/Gen4/Gen5 requirements.
Other than PCIe 100MHz support, this device also support Ethernet application with 50MHz, 125MHz and 133.33MHz via
SMBus. It provides various options such as different slew rate and amplitude through SMBUS so that users can configure the device easily to get the optimized performance for their individual boards.

Packaging

PI6CB33602ZLAIEX
N1
PackageTQFN (ZLB40) MSL1 Sn

Parametrics

Parameters / ModelsPI6CB33602ZLAIEX
FunctionBuffer
Input Type(s)HCSL
Jitter0.05
Number of Outputs6
Output Frequency100MHz, 125MHz, 133.33MHz, 156.25MHz
Output Type(s)HCSL
Skew50
Supply Voltage3.3
Temperature- 40 to 85C

Model Line

Series: PI6CB33602 (1)

Manufacturer's Classification

  • Connectivity & Timing > Clock ICs > Application Specific Clocks > PCI Express (PCIe) Clock Buffers