Datasheet Microchip dsPIC33CH128MP503

ManufacturerMicrochip
SeriesdsPIC33CH128MP503

Dual Core, High Performance

Datasheets

Datasheet dsPIC33CH128MP508
PDF, 5.7 Mb, Language: en, File uploaded: Dec 29, 2020, Pages: 822
28/36/48/64/80-Pin Dual Core, 16-Bit Digital Signal Controllers with High-Resolution PWM and CAN Flexible Data (CAN FD)
Extract from the document

Prices

Detailed Description

System developers designing high-end embedded control applications can benefit from a new Digital Signal Controller (DSC) with two dsPIC DSC cores in a single chip.

The dsPIC33CH has one core that is designed to function as a master while the other is designed as a slave. The slave core is useful for executing dedicated, time-critical control code while the master core is busy running the user interface, system monitoring and communications functions, customized for the end application. The dsPIC33CH is designed to facilitate independent code development for each core by separate design teams and allows seamless integration when they are brought together in one chip. The dsPIC33CH family is optimized for high-performance digital power, motor control and other high-end embedded applications requiring sophisticated algorithms.

Status

DSPIC33CH128MP503-E/M5DSPIC33CH128MP503-H/M5DSPIC33CH128MP503-I/M5DSPIC33CH128MP503T-I/M5
Lifecycle StatusProduction (Appropriate for new designs but newer alternatives may exist)Production (Appropriate for new designs but newer alternatives may exist)Production (Appropriate for new designs but newer alternatives may exist)Production (Appropriate for new designs but newer alternatives may exist)

Packaging

DSPIC33CH128MP503-E/M5DSPIC33CH128MP503-H/M5DSPIC33CH128MP503-I/M5DSPIC33CH128MP503T-I/M5
N1234
PackageUQFNUQFNUQFNUQFN

Parametrics

Parameters / ModelsDSPIC33CH128MP503-E/M5DSPIC33CH128MP503-H/M5DSPIC33CH128MP503-I/M5DSPIC33CH128MP503T-I/M5
ADC Input17171717
Architecture16161616
CPU Speed, MIPS/DMIPS100100100100
CPU Type16-bit dsPIC DSC16-bit dsPIC DSC16-bit dsPIC DSC16-bit dsPIC DSC
CTMU testNoNoNoNo
Configurable Logic Cell, CLC/CCL8888
Crypto EngineNoNoNoNo
DAC Outputs1111
Direct Memory Access Channels8888
Graphics Controller/GPUNoNoNoNo
Hardware Cap Voltage DividerFalseFalseFalseFalse
Hardware RTCC/RTCNoNoNoNo
I2C3333
I2S3333
IrDAYesYesYesYes
LINYesYesYesYes
Lead Count36363636
Low PowerNoNoNoNo
Max 16-Bit Digital Timers13131313
Max 32-Bit Digital Timers12121212
Max ADC Resolution, Bits12121212
Max ADC Sampling Rate, ksps3500350035003500
Max DAC Resolution, Bits12121212
Max I/O Pins27272727
Max PWM outputs, including complementary24242424
Number of ADCs4444
Number of CAN Modules1111
Number of Comparators4444
Number of DACs4444
Number of PWM Time Bases5555
Operation Voltage Max, V3.63.63.63.6
Operation Voltage Min, V3333
PWM Max Resolution, Bits16161616
PWM Resolution, ns0.250.250.250.25
Parallel PortNoNoNoNo
Peripheral Pin Select / Pin MuxingYesYesYesYes
Peripheral Trigger GeneratorTrueTrueTrueTrue
Pincount36363636
Program Memory Size, KB128128128128
Quadrature Encoder Interface1111
RAM, KB20202020
SENTYesYesYesYes
SPI3333
Temp Range Max150150150150
Temp Range Min-40-40-40-40
UART3333
Vbat/Vddbu battery backupNoNoNoNo

Other Options

dsPIC33CH128MP502 dsPIC33CH128MP505 dsPIC33CH128MP506 dsPIC33CH128MP508 dsPIC33CH64MP502 dsPIC33CH64MP503 dsPIC33CH64MP505 dsPIC33CH64MP506 dsPIC33CH64MP508

Model Line

Manufacturer's Classification

  • MCUs/MPUs with Connectivity > CAN