Datasheet AD8079 (Analog Devices) - 7

ManufacturerAnalog Devices
DescriptionDual 260 MHz Gain = +2.0 & +2.2 Buffer
Pages / Page14 / 7 — AD8079. –10. VS =. I N = 1.0V rms. IN = 2V p-p. –20. RL = 100. –30. VIN = …
RevisionA
File Format / SizePDF / 389 Kb
Document LanguageEnglish

AD8079. –10. VS =. I N = 1.0V rms. IN = 2V p-p. –20. RL = 100. –30. VIN = 0.5V rms. –40. –50. VIN = 0.25V rms. –12. –60. –15. –70. INPUT LEVEL – dBV

AD8079 –10 VS = I N = 1.0V rms IN = 2V p-p –20 RL = 100 –30 VIN = 0.5V rms –40 –50 VIN = 0.25V rms –12 –60 –15 –70 INPUT LEVEL – dBV

Model Line for this Datasheet

AD8079

Text Version of Document

AD8079 3 –10 3 V VS =
±
5V V I N = 1.0V rms IN = 2V p-p 0 0 –20 RL = 100

RL = 100

–3 –3 –30 VS =
±
5V VIN = 0.5V rms –6 –6 –40 –9 –9 –50 VIN = 0.25V rms –12 –12 –60 –15 –15 –70 V INPUT LEVEL – dBV I N = 125mV rms CROSSTALK – dB –18 –18 –80 –21 –21 –90 V NORMALIZED OUTPUT LEVEL – dBV I N = 62.5mV rms –24 –24 –100 –27 –27 –110 1M 10M 100M 500M 100k 0.1M 1M 10M 100M 200M FREQUENCY – Hz FREQUENCY – Hz
Figure 9. Crosstalk (Output-to-Output) vs. Frequency Figure 12. Large Signal Frequency Response
5 0.02 2V STEP NTSC 2 BACK TERMINATED 4 R 0.01 LOADS (75

) C = 100

R 3 L = 150

0.00 9 2 –0.01 1 BACK TERMINATED DIFF GAIN – % LOAD (150

) 1 –0.02 1 2 3 4 5 6 7 8 9 10 11 0 IRE 0.1%/DIV 0.08 –1 2 BACK TERMINATED 0.06 LOADS (75

) –2 1 BACK TERMINATED NTSC 0.04 LOAD (150

) –3 0.02 –4 0.00 –5 DIFF PHASE – Degrees 1 2 3 4 5 6 7 8 9 10 11 0 20 40 60 80 100 120 IRE TIME – ns
Figure 10. Differential Gain and Differential Phase Figure 13. Short-Term Settling Time (per Amplifier)
RL = 100

2V STEP R SIDE 1 L = 100

ERROR, (0.05%/DIV) SIDE 2 OUTPUT INPUT 5ns 400mV 2µs NOTES: SIDE 1: VIN = 0V; 8mV/div RTO SIDE 2: 1V STEP RTO; 400mV/div
Figure 11. Pulse Crosstalk, Worst Case, 1 V Step Figure 14. Long-Term Settling Time REV. A –5–