Datasheet LTC1606 (Analog Devices) - 5

ManufacturerAnalog Devices
Description16-Bit, 250ksps, Single Supply ADC
Pages / Page16 / 5 — POWER REQUIREMENTS The. indicates specifications which apply over the …
File Format / SizePDF / 205 Kb
Document LanguageEnglish

POWER REQUIREMENTS The. indicates specifications which apply over the full operating temperature

POWER REQUIREMENTS The indicates specifications which apply over the full operating temperature

Model Line for this Datasheet

Text Version of Document

LTC1606
W U POWER REQUIREMENTS The

indicates specifications which apply over the full operating temperature range, otherwise specifications are at TA = 25
°
C. (Note 5) LTC1606/LTC1606A SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNITS
VDD Positive Supply Voltage (Notes 9, 10) 4.75 5.25 V IDD Positive Supply Current ● 15 20 mA PDIS Power Dissipation ● 75 100 mW
Note 1:
Absolute Maximum Ratings are those values beyond which the life
Note 9:
Guaranteed by design, not subject to test. of a device may be impaired.
Note 10:
Recommended operating conditions.
Note 2:
All voltage values are with respect to ground with DGND, AGND1
Note 11:
With CS low the falling R/C edge starts a conversion. If R/C and AGND2 wired together (unless otherwise noted). returns high at a critical point during the conversion, it can create errors.
Note 3:
When these pin voltages are taken below ground or above VANA = For best results, ensure that R/C returns high within 1µs after the start of VDIG = VDD, they will be clamped by internal diodes. This product can the conversion. handle input currents of greater than 100mA below ground or above VDD
Note 12:
As measured with fixed resistors shown in Figure 4. Adjustable to without latch-up. zero with external potentiometer.
Note 4:
When these pin voltages are taken below ground, they will be
Note 13:
Full-scale error is the worst-case of –FS or +FS untrimmed clamped by internal diodes. This product can handle input currents of deviation from ideal first and last code transitions, divided by the transition 90mA below ground without latchup. These pins are not clamped to VDD. voltage (not divided by the full-scale range) and includes the effect of
Note 5:
VDD = 5V, fSAMPLE = 250kHz, tr = tf = 5ns unless otherwise offset error. specified.
Note 14:
All specifications in dB are referred to a full-scale ±10V input.
Note 6:
Linearity, offset and full-scale specifications apply for a VIN input
Note 15:
Full-power bandwidth is defined as full-scale input frequency at with respect to ground. which a signal-to-(noise + distortion) degrades to 60dB or 10 bits of
Note 7:
Integral nonlinearity is defined as the deviation of a code from a accuracy. straight line passing through the actual end points of the transfer curve.
Note 16:
Recovers to specified performance after (2 • FS) input The deviation is measured from the center of the quantization band. overvoltage.
Note 8:
Bipolar offset is the offset voltage measured from – 0.5 LSB when the output code flickers between 0000 0000 0000 0000 and 1111 1111 1111 1111. 1606fa 5