Datasheet AD9656 (Analog Devices) - 4

Data Sheet AD9656 SPECIFICATIONS DC SPECIFICATIONS, VREF = 1.4 V
AVDD = 1.8 V, DRVDD = 1.8 V, 2.8 V p-p ful -scale differential input, 1.4 V reference, AIN = −1.0 dBFS, unless otherwise noted.
Table 1. Parameter1 Temperature Min Typ Max Unit
RESOLUTION 16 Bits ACCURACY No Missing Codes Full Guaranteed Offset Error Full −0.1 +0.14 +0.5 % FSR Offset Matching Full 0 0.1 0.4 % FSR Gain Error Full −2.0 +2.1 +6.0 % FSR Gain Matching Full 0 1.4 5.0 % FSR Differential Nonlinearity (DNL) Full −0.95 ±0.6 +2.54 LSB Integral Nonlinearity (INL) Full −10.0 ±4.5 +10.0 LSB TEMPERATURE DRIFT Gain Error Full 12.3 ppm/°C Offset Error Full −2 ppm/°C INTERNAL VOLTAGE REFERENCE Output Voltage 25°C 1.37 1.4 1.41 V Load Regulation at 1.0 mA 25°C 4 mV Input Resistance 25°C 7.5 kΩ INPUT REFERRED NOISE VREF = 1.4 V 25°C 2.1 LSB rms ANALOG INPUTS Differential Input Voltage Full 2.8 V p-p Common-Mode Voltage Full 0.9 V Common-Mode Range 25°C 0.7 1.1 V Differential Input Resistance 25°C 2.6 kΩ Differential Input Capacitance 25°C 7 pF POWER SUPPLY AVDD Full 1.7 1.8 1.9 V DVDD, DRVDD Full 1.7 1.8 1.9 V SVDD Full 1.7 3.6 V IAVDD (125 MSPS, Two Lanes)2 Full 288 306 mA IDVDD (125 MSPS, Two Lanes)2 Full 67 72 mA IDRVDD (125 MSPS, Two Lanes)2 Full 83 88 mA TOTAL POWER CONSUMPTION DC Input (125 MSPS, Four Channels onto Two Lanes) 25°C 706 mW Sine Wave Input (125 MSPS, Four Channels onto Two Lanes)2 Full 788 839 mW Power-Down Mode 25°C 14 mW Standby Mode3 25°C 547 mW 1 See the AN-835 Application Note, Understanding High Speed ADC Testing and Evaluation, for definitions and for details on how these tests were completed. 2 Measured with a low input frequency, full-scale sine wave on all four channels. 3 Standby can be controlled via the SPI. Rev. A | Page 3 of 46 Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION FUNCTIONAL BLOCK DIAGRAM PRODUCT HIGHLIGHTS REVISION HISTORY SPECIFICATIONS DC SPECIFICATIONS, VREF = 1.4 V DC SPECIFICATIONS, VREF = 1.0 V AC SPECIFICATIONS, VREF = 1.4 V AC SPECIFICATIONS, VREF = 1.0 V DIGITAL SPECIFICATIONS SWITCHING SPECIFICATIONS TIMING SPECIFICATIONS Timing Diagrams ABSOLUTE MAXIMUM RATINGS THERMAL RESISTANCE ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS VREF = 1.4 V VREF = 1.0 V EQUIVALENT CIRCUITS THEORY OF OPERATION ANALOG INPUT CONSIDERATIONS Input Common-Mode Voltage Differential Input Configurations VOLTAGE REFERENCE Internal Reference Connection External Reference Operation CLOCK INPUT CONSIDERATIONS Clock Input Options Input Clock Divider Clock Duty Cycle Jitter Considerations POWER DISSIPATION AND POWER-DOWN MODE DIGITAL OUTPUTS JESD204B Transmit Top Level Description JESD204B Overview JESD204B Configurations Initial JESD204B Link Startup Resynchronization JESD204B Synchronization Details CGS Phase ILAS Phase Data Transmission Phase Link Setup Parameters Disable Lanes Before Changing Configuration Select Quick Configuration Option Configure Detailed Options Check FCHK, Checksum of JESD204B Interface Parameters Set Additional Digital Output Configuration Options Reenable Lanes After Configuration Frame and Lane Alignment Monitoring and Correction Digital Outputs and Timing SERIAL PORT INTERFACE (SPI) CONFIGURATION USING THE SPI HARDWARE INTERFACE SPI ACCESSIBLE FEATURES MEMORY MAP READING THE MEMORY MAP REGISTER TABLE Open and Reserved Locations Default Values Logic Levels Channel Specific Registers MEMORY MAP REGISTER TABLE MEMORY MAP REGISTER DESCRIPTIONS Device Index (Register 0x05) Transfer (Register 0xFF) Power Modes (Register 0x08) Bit 5—PDWN Pin Function Bit 4—JTX Standby Mode Bits[1:0]—Power Mode Enhancement Control (Register 0x0C) Bit 2—Chop Mode Output Mode (Register 0x14) Bits[7:5]—JTX CS Mode Bits[1:0]—Output Format Clock Phase Control (Register 0x16) Bits[6:4]—Input Clock Phase Adjust JTX User Pattern (Register 0xA0 to Register 0xA7) Resolution/Sample Rate Override (Register 0x100) User I/O Control 2 (Register 0x101) Bit 0—SDIO Pull-Down User I/O Control 3 (Register 0x102) Bit 3—VCM Power-Down APPLICATIONS INFORMATION DESIGN GUIDELINES POWER AND GROUND RECOMMENDATIONS CLOCK STABILITY CONSIDERATIONS EXPOSED PAD THERMAL HEAT SLUG RECOMMENDATIONS VCM REFERENCE DECOUPLING SPI PORT OUTLINE DIMENSIONS ORDERING GUIDE