Datasheet AD7992 (Analog Devices) - 4
| Manufacturer | Analog Devices |
| Description | 2-Channel, 12-Bit ADC with I2C Compatible Interface in 10-Lead MSOP |
| Pages / Page | 29 / 4 — AD7992. SPECIFICATIONS. Table 2. Parameter. B Version. Unit. Test … |
| File Format / Size | PDF / 707 Kb |
| Document Language | English |
AD7992. SPECIFICATIONS. Table 2. Parameter. B Version. Unit. Test Conditions/Comments
Model Line for this Datasheet
Text Version of Document
link to page 4 link to page 4 link to page 4 link to page 4 link to page 4 link to page 4 link to page 4 link to page 10 link to page 4 link to page 4 link to page 4 link to page 4 link to page 4 link to page 4 link to page 4 link to page 5 link to page 5 link to page 7
AD7992 SPECIFICATIONS
Temperature range for B version is −40°C to +125°C. Unless otherwise noted, VDD = 2.7 V to 5.5 V; REFIN = 2.5 V to VDD. For the AD7992-0, all specifications apply for fSCL up to 400 kHz; for the AD7992-1 all specifications apply for fSCL up to 3.4 MHz. All specifications are for both single-channel mode and dual-channel mode, Unless otherwise noted; TA = TMIN to TMAX.
Table 2. Parameter B Version Unit Test Conditions/Comments
DYNAMIC PERFORMANCE1 FIN = 10 kHz sine wave for fSCL from 1.7 MHz to 3.4 MHz FIN = 1 kHz sine wave for fSCL up to 400 kHz Signal-to-Noise + Distortion (SINAD)2 70.5 dB min Signal-to-Noise Ratio (SNR)2 71 dB min Total Harmonic Distortion (THD)2 –78 dB max Peak Harmonic or Spurious Noise (SFDR)2 –79 dB max Intermodulation Distortion (IMD)2 fa = 10.1 kHz, fb = 9.9 kHz for fSCL from 1.7 MHz to 3.4 MHz fa = 1.1 kHz, fb = 0.9 kHz for fSCL up to 400 kHz Second-Order Terms –90 dB typ Third-Order Terms –90 dB typ Aperture Delay2 10 ns max Aperture Jitter2 50 ps typ Channel-to-Channel Isolation2 −90 dB typ FIN = 108 Hz; see the Terminology section Full Power Bandwidth2 11 MHz typ @ 3 dB 2 MHz typ @ 0.1 dB DC ACCURACY Resolution 12 Bits Integral Nonlinearity1, 2 ±1 LSB max ±0.2 LSB typ Differential Nonlinearity1, 2 +1/–0.9 LSB max Guaranteed no missed codes to 12 bits ±0.2 LSB typ Offset Error2 ±4 LSB max Mode 1 (CONVST mode) ±6 LSB max Mode 2 (command mode) Offset Error Match2 ±1 LSB max Dual-channel mode Gain Error2 ±2 LSB max Gain Error Match2 ±1 LSB max Dual-channel mode ANALOG INPUT Input Voltage Range 0 to REFIN V DC Leakage Current ±1 µA max Input Capacitance 30 pF typ REFERENCE INPUT REFIN Input Voltage Range 1.2 to VDD V min/V max DC Leakage Current ±1 µA max Input Impedance 69 kΩ typ LOGIC INPUTS (SDA, SCL) Input High Voltage, VINH 0.7 (VDD) V min Input Low Voltage, VINL 0.3 (VDD) V max Input Leakage Current, IIN ±1 µA max VIN = 0 V or VDD Input Capacitance, C 3 IN 10 pF max Input Hysteresis, VHYST 0.1 (VDD) V min Rev. 0 | Page 3 of 28 Document Outline FEATURES GENERAL DESCRIPTION FUNCTIONAL BLOCK DIAGRAM PRODUCT HIGHLIGHTS SPECIFICATIONS I2C TIMING SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS ESD CAUTION PIN CONFIGURATION AND PIN FUNCTION DESCRIPTIONS TERMINOLOGY TYPICAL PERFORMANCE CHARACTERISTICS CIRCUIT INFORMATION CONVERTER OPERATION TYPICAL CONNECTION DIAGRAM ANALOG INPUT INTERNAL REGISTER STRUCTURE ADDRESS POINTER REGISTER CONFIGURATION REGISTER CONVERSION RESULT REGISTER LIMIT REGISTERS ALERT STATUS REGISTER CYCLE TIMER REGISTER SAMPLE DELAY AND BIT TRIAL DELAY SERIAL INTERFACE SERIAL BUS ADDRESS WRITING TO THE AD7992 WRITING TO THE ADDRESS POINTER REGISTER FOR A SUBSEQUENT REA WRITING A SINGLE BYTE OF DATA TO THE ALERT STATUS REGISTER, WRITING TWO BYTES OF DATA TO A LIMITREGISTER OR HYSTERESIS READING DATA FROM THE AD7992 ALERT/BUSY PIN SMBus ALERT PLACING THE AD7992-1 INTO HIGH SPEED MODE THE ADDRESS SELECT (AS) PIN MODES OF OPERATION MODE 1—USING THE /CONVST PIN MODE 2 – COMMAND MODE MODE 3—AUTOMATIC CYCLE MODE OUTLINE DIMENSIONS ORDERING GUIDE
AD7992 SPECIFICATIONS
Temperature range for B version is −40°C to +125°C. Unless otherwise noted, VDD = 2.7 V to 5.5 V; REFIN = 2.5 V to VDD. For the AD7992-0, all specifications apply for fSCL up to 400 kHz; for the AD7992-1 all specifications apply for fSCL up to 3.4 MHz. All specifications are for both single-channel mode and dual-channel mode, Unless otherwise noted; TA = TMIN to TMAX.
Table 2. Parameter B Version Unit Test Conditions/Comments
DYNAMIC PERFORMANCE1 FIN = 10 kHz sine wave for fSCL from 1.7 MHz to 3.4 MHz FIN = 1 kHz sine wave for fSCL up to 400 kHz Signal-to-Noise + Distortion (SINAD)2 70.5 dB min Signal-to-Noise Ratio (SNR)2 71 dB min Total Harmonic Distortion (THD)2 –78 dB max Peak Harmonic or Spurious Noise (SFDR)2 –79 dB max Intermodulation Distortion (IMD)2 fa = 10.1 kHz, fb = 9.9 kHz for fSCL from 1.7 MHz to 3.4 MHz fa = 1.1 kHz, fb = 0.9 kHz for fSCL up to 400 kHz Second-Order Terms –90 dB typ Third-Order Terms –90 dB typ Aperture Delay2 10 ns max Aperture Jitter2 50 ps typ Channel-to-Channel Isolation2 −90 dB typ FIN = 108 Hz; see the Terminology section Full Power Bandwidth2 11 MHz typ @ 3 dB 2 MHz typ @ 0.1 dB DC ACCURACY Resolution 12 Bits Integral Nonlinearity1, 2 ±1 LSB max ±0.2 LSB typ Differential Nonlinearity1, 2 +1/–0.9 LSB max Guaranteed no missed codes to 12 bits ±0.2 LSB typ Offset Error2 ±4 LSB max Mode 1 (CONVST mode) ±6 LSB max Mode 2 (command mode) Offset Error Match2 ±1 LSB max Dual-channel mode Gain Error2 ±2 LSB max Gain Error Match2 ±1 LSB max Dual-channel mode ANALOG INPUT Input Voltage Range 0 to REFIN V DC Leakage Current ±1 µA max Input Capacitance 30 pF typ REFERENCE INPUT REFIN Input Voltage Range 1.2 to VDD V min/V max DC Leakage Current ±1 µA max Input Impedance 69 kΩ typ LOGIC INPUTS (SDA, SCL) Input High Voltage, VINH 0.7 (VDD) V min Input Low Voltage, VINL 0.3 (VDD) V max Input Leakage Current, IIN ±1 µA max VIN = 0 V or VDD Input Capacitance, C 3 IN 10 pF max Input Hysteresis, VHYST 0.1 (VDD) V min Rev. 0 | Page 3 of 28 Document Outline FEATURES GENERAL DESCRIPTION FUNCTIONAL BLOCK DIAGRAM PRODUCT HIGHLIGHTS SPECIFICATIONS I2C TIMING SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS ESD CAUTION PIN CONFIGURATION AND PIN FUNCTION DESCRIPTIONS TERMINOLOGY TYPICAL PERFORMANCE CHARACTERISTICS CIRCUIT INFORMATION CONVERTER OPERATION TYPICAL CONNECTION DIAGRAM ANALOG INPUT INTERNAL REGISTER STRUCTURE ADDRESS POINTER REGISTER CONFIGURATION REGISTER CONVERSION RESULT REGISTER LIMIT REGISTERS ALERT STATUS REGISTER CYCLE TIMER REGISTER SAMPLE DELAY AND BIT TRIAL DELAY SERIAL INTERFACE SERIAL BUS ADDRESS WRITING TO THE AD7992 WRITING TO THE ADDRESS POINTER REGISTER FOR A SUBSEQUENT REA WRITING A SINGLE BYTE OF DATA TO THE ALERT STATUS REGISTER, WRITING TWO BYTES OF DATA TO A LIMITREGISTER OR HYSTERESIS READING DATA FROM THE AD7992 ALERT/BUSY PIN SMBus ALERT PLACING THE AD7992-1 INTO HIGH SPEED MODE THE ADDRESS SELECT (AS) PIN MODES OF OPERATION MODE 1—USING THE /CONVST PIN MODE 2 – COMMAND MODE MODE 3—AUTOMATIC CYCLE MODE OUTLINE DIMENSIONS ORDERING GUIDE
