Datasheet AD9433 (Analog Devices) - 6
| Manufacturer | Analog Devices |
| Description | 12-Bit 105/125 MSPS Analog-To-Digital IF Sampling Converter |
| Pages / Page | 21 / 6 — AD9433. SWITCHING SPECIFICATIONS. Table 3. Test. 105 MSPS. 125 MSPS. … |
| Revision | A |
| File Format / Size | PDF / 438 Kb |
| Document Language | English |
AD9433. SWITCHING SPECIFICATIONS. Table 3. Test. 105 MSPS. 125 MSPS. Parameter. Temp Level Min Typ Max Min Typ Max Unit. TIMING DIAGRAM
Model Line for this Datasheet
Text Version of Document
link to page 6 link to page 6 link to page 6 link to page 6
AD9433 SWITCHING SPECIFICATIONS
VDD = 3.3 V, VCC = 5 V; differential encode input, unless otherwise noted.
Table 3. Test 105 MSPS 125 MSPS Parameter Temp Level Min Typ Max Min Typ Max Unit
Encode Rate Full IV 10 105 10 125 MSPS Encode Pulse Width High (tEH) Full IV 2.9 2.4 ns Encode Pulse Width Low (tEL) Full IV 2.9 2.4 ns Aperture Delay (tA) 25°C V 2.1 2.1 ns Aperture Uncertainty (Jitter)1 25°C V 0.25 0.25 ps rms Output Valid Time (tV)2 Full VI 2.5 4.0 2.5 4.0 ns Output Propagation Delay (tPD)2 Full VI 4.0 5.5 4.0 5.5 ns Output Rise Time (tR)2 Full V 2.1 2.1 ns Output Fall Time (tF)2 Full V 1.9 1.9 ns Out-of-Range Recovery Time 25°C V 2 2 ns Transient Response Time 25°C V 2 2 ns Latency Full IV 10 10 Cycles 1 Aperture uncertainty includes contribution of the AD9433, crystal clock reference, and encode drive circuit. 2 tV and tPD are measured from the transition points of the ENCODE input to the 50%/50% levels of the digital output swing. The digital output load during testing is not to exceed an ac load of 10 pF or a dc current of 50 μA. Rise and fall times are measured from 10% to 90%.
TIMING DIAGRAM SAMPLE N SAMPLE N – 1 SAMPLE N + 9 SAMPLE N + 10 AIN tA SAMPLE N + 1 SAMPLE N + 8 tEH tEL 1/fS ENCODE ENCODE tPD tV D11 TO D0 DATA N – 11 DATA N – 10 DATA DATA DATA N – 1 DATA N DATA N + 1
03 0
N – 9 N – 2
7- 97 01 Figure 2. Timing Diagram Rev. A | Page 5 of 20 Document Outline FEATURES APPLICATIONS GENERAL INTRODUCTION FUNCTIONAL BLOCK DIAGRAM PRODUCT HIGHLIGHTS TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS DC SPECIFICATIONS AC SPECIFICATIONS SWITCHING SPECIFICATIONS TIMING DIAGRAM ABSOLUTE MAXIMUM RATINGS EXPLANATION OF TEST LEVELS THERMAL CHARACTERISTICS ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS TERMINOLOGY EQUIVALENT CIRCUITS THEORY OF OPERATION ENCODE INPUT ENCODE VOLTAGE LEVEL DEFINITION ANALOG INPUT SFDR OPTIMIZATION DIGITAL OUTPUTS VOLTAGE REFERENCE TIMING APPLICATIONS INFORMATION LAYOUT INFORMATION REPLACING THE AD9432 WITH THE AD9433 OUTLINE DIMENSIONS ORDERING GUIDE
AD9433 SWITCHING SPECIFICATIONS
VDD = 3.3 V, VCC = 5 V; differential encode input, unless otherwise noted.
Table 3. Test 105 MSPS 125 MSPS Parameter Temp Level Min Typ Max Min Typ Max Unit
Encode Rate Full IV 10 105 10 125 MSPS Encode Pulse Width High (tEH) Full IV 2.9 2.4 ns Encode Pulse Width Low (tEL) Full IV 2.9 2.4 ns Aperture Delay (tA) 25°C V 2.1 2.1 ns Aperture Uncertainty (Jitter)1 25°C V 0.25 0.25 ps rms Output Valid Time (tV)2 Full VI 2.5 4.0 2.5 4.0 ns Output Propagation Delay (tPD)2 Full VI 4.0 5.5 4.0 5.5 ns Output Rise Time (tR)2 Full V 2.1 2.1 ns Output Fall Time (tF)2 Full V 1.9 1.9 ns Out-of-Range Recovery Time 25°C V 2 2 ns Transient Response Time 25°C V 2 2 ns Latency Full IV 10 10 Cycles 1 Aperture uncertainty includes contribution of the AD9433, crystal clock reference, and encode drive circuit. 2 tV and tPD are measured from the transition points of the ENCODE input to the 50%/50% levels of the digital output swing. The digital output load during testing is not to exceed an ac load of 10 pF or a dc current of 50 μA. Rise and fall times are measured from 10% to 90%.
TIMING DIAGRAM SAMPLE N SAMPLE N – 1 SAMPLE N + 9 SAMPLE N + 10 AIN tA SAMPLE N + 1 SAMPLE N + 8 tEH tEL 1/fS ENCODE ENCODE tPD tV D11 TO D0 DATA N – 11 DATA N – 10 DATA DATA DATA N – 1 DATA N DATA N + 1
03 0
N – 9 N – 2
7- 97 01 Figure 2. Timing Diagram Rev. A | Page 5 of 20 Document Outline FEATURES APPLICATIONS GENERAL INTRODUCTION FUNCTIONAL BLOCK DIAGRAM PRODUCT HIGHLIGHTS TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS DC SPECIFICATIONS AC SPECIFICATIONS SWITCHING SPECIFICATIONS TIMING DIAGRAM ABSOLUTE MAXIMUM RATINGS EXPLANATION OF TEST LEVELS THERMAL CHARACTERISTICS ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS TERMINOLOGY EQUIVALENT CIRCUITS THEORY OF OPERATION ENCODE INPUT ENCODE VOLTAGE LEVEL DEFINITION ANALOG INPUT SFDR OPTIMIZATION DIGITAL OUTPUTS VOLTAGE REFERENCE TIMING APPLICATIONS INFORMATION LAYOUT INFORMATION REPLACING THE AD9432 WITH THE AD9433 OUTLINE DIMENSIONS ORDERING GUIDE
