Datasheet ADXL375 (Analog Devices) - 3
| Manufacturer | Analog Devices |
| Description | 3-Axis, ±200 g Digital MEMS Accelerometer |
| Pages / Page | 33 / 3 — ADXL375. Data Sheet. TABLE OF CONTENTS. REVISION HISTORY. 4/14—Rev. A to … |
| Revision | B |
| File Format / Size | PDF / 563 Kb |
| Document Language | English |
ADXL375. Data Sheet. TABLE OF CONTENTS. REVISION HISTORY. 4/14—Rev. A to Rev. B. 9/13—Rev. 0 to Rev. A
Model Line for this Datasheet
Text Version of Document
link to page 1 link to page 1 link to page 1 link to page 1 link to page 3 link to page 4 link to page 5 link to page 5 link to page 5 link to page 6 link to page 7 link to page 8 link to page 11 link to page 11 link to page 11 link to page 12 link to page 12 link to page 13 link to page 14 link to page 14 link to page 14 link to page 14 link to page 16 link to page 16 link to page 19 link to page 21 link to page 22 link to page 27 link to page 27 link to page 27 link to page 27 link to page 28 link to page 28 link to page 29 link to page 29 link to page 29 link to page 29 link to page 30 link to page 31 link to page 32 link to page 32 link to page 33 link to page 33
ADXL375 Data Sheet TABLE OF CONTENTS
Features .. 1 Serial Communications ... 15 Applications ... 1 SPI Mode ... 15 General Description ... 1 I2C Mode .. 18 Functional Block Diagram .. 1 Register Map ... 20 Revision History ... 2 Register Descriptions ... 21 Specifications ... 3 Applications Information .. 26 Absolute Maximum Ratings .. 4 Power Supply Decoupling ... 26 Thermal Resistance .. 4 Mechanical Considerations for Mounting .. 26 ESD Caution .. 4 Shock Detection ... 26 Soldering Profile ... 5 Threshold Detection and Bandwidth .. 27 Pin Configuration and Function Descriptions ... 6 Link Mode ... 27 Typical Performance Characteristics ... 7 Sleep Mode vs. Low Power Mode... 28 Theory of Operation .. 10 Offset Calibration ... 28 Power Sequencing .. 10 Data Formatting at Output Data Rates of 3200 Hz Current Consumption and Output Data Rate .. 10 and 1600 Hz .. 28 Power Saving Modes .. 11 Using Self-Test .. 29 FIFO Buffer ... 11 Axes of Acceleration Sensitivity ... 30 Self-Test .. 12 Layout and Design Recommendations ... 31 Interrupts ... 13 Package Information .. 31 Enabling and Disabling Interrupts ... 13 Outline Dimensions ... 32 Clearing Interrupts ... 13 Ordering Guide .. 32 Bits in the Interrupt Registers ... 13
REVISION HISTORY 4/14—Rev. A to Rev. B
Changes to Figure 24 .. 15 Changes to Register 0x1E, Register 0x1F, Register 0x20—OFSX, OFSY, OFSZ (Read/Write) Section .. 21
9/13—Rev. 0 to Rev. A
Added MEMS to Product Title ... 1
8/13—Revision 0: Initial Version
Rev. B | Page 2 of 32 Document Outline Features Applications General Description Functional Block Diagram Table of Contents Revision History Specifications Absolute Maximum Ratings Thermal Resistance ESD Caution Soldering Profile Pin Configuration and Function Descriptions Typical Performance Characteristics Theory of Operation Power Sequencing Current Consumption and Output Data Rate Power Saving Modes Low Power Mode Autosleep Mode Standby Mode FIFO Buffer Bypass Mode FIFO Mode Stream Mode Trigger Mode Retrieving Data from the FIFO Buffer Self-Test Interrupts Enabling and Disabling Interrupts Clearing Interrupts Bits in the Interrupt Registers DATA_READY Bit SINGLE_SHOCK Bit DOUBLE_SHOCK Bit Activity Bit Inactivity Bit Watermark Bit Overrun Bit Serial Communications SPI Mode Preventing Bus Traffic Errors I2C Mode Register Map Register Descriptions Register 0x00—DEVID (Read Only) Register 0x1D—THRESH_SHOCK (Read/Write) Register 0x1E, Register 0x1F, Register 0x20—OFSX, OFSY, OFSZ (Read/Write) Register 0x21—DUR (Read/Write) Register 0x22—Latent (Read/Write) Register 0x23—Window (Read/Write) Register 0x24—THRESH_ACT (Read/Write) Register 0x25—THRESH_INACT (Read/Write) Register 0x26—TIME_INACT (Read/Write) Register 0x27—ACT_INACT_CTL (Read/Write) ACT AC/DC and INACT AC/DC Bits ACT_x Enable and INACT_x Enable Bits Register 0x2A—SHOCK_AXES (Read/Write) Suppress Bit SHOCK_x Enable Bits Register 0x2B—ACT_SHOCK_STATUS (Read Only) ACT_x Source and SHOCK_x Source Bits Asleep Bit Register 0x2C—BW_RATE (Read/Write) LOW_POWER Bit Rate Bits Register 0x2D—POWER_CTL (Read/Write) Link Bit AUTO_SLEEP Bit Measure Bit Sleep Bit Wakeup Bits Register 0x2E—INT_ENABLE (Read/Write) Register 0x2F—INT_MAP (Read/Write) Register 0x30—INT_SOURCE (Read Only) Register 0x31—DATA_FORMAT (Read/Write) SELF_TEST Bit SPI Bit INT_INVERT Bit Justify Bit Register 0x32 to Register 0x37—DATAX0, DATAX1, DATAY0, DATAY1, DATAZ0, DATAZ1 (Read Only) Register 0x38—FIFO_CTL (Read/Write) FIFO_MODE Bits Trigger Bit Samples Bits Register 0x39—FIFO_STATUS (Read Only) FIFO_TRIG Bit Entries Bits Applications Information Power Supply Decoupling Mechanical Considerations for Mounting Shock Detection Threshold Detection and Bandwidth Link Mode Sleep Mode vs. Low Power Mode Offset Calibration Data Formatting at Output Data Rates of 3200 Hz and 1600 Hz Using Self-Test Axes of Acceleration Sensitivity Layout and Design Recommendations Package Information Outline Dimensions Ordering Guide
ADXL375 Data Sheet TABLE OF CONTENTS
Features .. 1 Serial Communications ... 15 Applications ... 1 SPI Mode ... 15 General Description ... 1 I2C Mode .. 18 Functional Block Diagram .. 1 Register Map ... 20 Revision History ... 2 Register Descriptions ... 21 Specifications ... 3 Applications Information .. 26 Absolute Maximum Ratings .. 4 Power Supply Decoupling ... 26 Thermal Resistance .. 4 Mechanical Considerations for Mounting .. 26 ESD Caution .. 4 Shock Detection ... 26 Soldering Profile ... 5 Threshold Detection and Bandwidth .. 27 Pin Configuration and Function Descriptions ... 6 Link Mode ... 27 Typical Performance Characteristics ... 7 Sleep Mode vs. Low Power Mode... 28 Theory of Operation .. 10 Offset Calibration ... 28 Power Sequencing .. 10 Data Formatting at Output Data Rates of 3200 Hz Current Consumption and Output Data Rate .. 10 and 1600 Hz .. 28 Power Saving Modes .. 11 Using Self-Test .. 29 FIFO Buffer ... 11 Axes of Acceleration Sensitivity ... 30 Self-Test .. 12 Layout and Design Recommendations ... 31 Interrupts ... 13 Package Information .. 31 Enabling and Disabling Interrupts ... 13 Outline Dimensions ... 32 Clearing Interrupts ... 13 Ordering Guide .. 32 Bits in the Interrupt Registers ... 13
REVISION HISTORY 4/14—Rev. A to Rev. B
Changes to Figure 24 .. 15 Changes to Register 0x1E, Register 0x1F, Register 0x20—OFSX, OFSY, OFSZ (Read/Write) Section .. 21
9/13—Rev. 0 to Rev. A
Added MEMS to Product Title ... 1
8/13—Revision 0: Initial Version
Rev. B | Page 2 of 32 Document Outline Features Applications General Description Functional Block Diagram Table of Contents Revision History Specifications Absolute Maximum Ratings Thermal Resistance ESD Caution Soldering Profile Pin Configuration and Function Descriptions Typical Performance Characteristics Theory of Operation Power Sequencing Current Consumption and Output Data Rate Power Saving Modes Low Power Mode Autosleep Mode Standby Mode FIFO Buffer Bypass Mode FIFO Mode Stream Mode Trigger Mode Retrieving Data from the FIFO Buffer Self-Test Interrupts Enabling and Disabling Interrupts Clearing Interrupts Bits in the Interrupt Registers DATA_READY Bit SINGLE_SHOCK Bit DOUBLE_SHOCK Bit Activity Bit Inactivity Bit Watermark Bit Overrun Bit Serial Communications SPI Mode Preventing Bus Traffic Errors I2C Mode Register Map Register Descriptions Register 0x00—DEVID (Read Only) Register 0x1D—THRESH_SHOCK (Read/Write) Register 0x1E, Register 0x1F, Register 0x20—OFSX, OFSY, OFSZ (Read/Write) Register 0x21—DUR (Read/Write) Register 0x22—Latent (Read/Write) Register 0x23—Window (Read/Write) Register 0x24—THRESH_ACT (Read/Write) Register 0x25—THRESH_INACT (Read/Write) Register 0x26—TIME_INACT (Read/Write) Register 0x27—ACT_INACT_CTL (Read/Write) ACT AC/DC and INACT AC/DC Bits ACT_x Enable and INACT_x Enable Bits Register 0x2A—SHOCK_AXES (Read/Write) Suppress Bit SHOCK_x Enable Bits Register 0x2B—ACT_SHOCK_STATUS (Read Only) ACT_x Source and SHOCK_x Source Bits Asleep Bit Register 0x2C—BW_RATE (Read/Write) LOW_POWER Bit Rate Bits Register 0x2D—POWER_CTL (Read/Write) Link Bit AUTO_SLEEP Bit Measure Bit Sleep Bit Wakeup Bits Register 0x2E—INT_ENABLE (Read/Write) Register 0x2F—INT_MAP (Read/Write) Register 0x30—INT_SOURCE (Read Only) Register 0x31—DATA_FORMAT (Read/Write) SELF_TEST Bit SPI Bit INT_INVERT Bit Justify Bit Register 0x32 to Register 0x37—DATAX0, DATAX1, DATAY0, DATAY1, DATAZ0, DATAZ1 (Read Only) Register 0x38—FIFO_CTL (Read/Write) FIFO_MODE Bits Trigger Bit Samples Bits Register 0x39—FIFO_STATUS (Read Only) FIFO_TRIG Bit Entries Bits Applications Information Power Supply Decoupling Mechanical Considerations for Mounting Shock Detection Threshold Detection and Bandwidth Link Mode Sleep Mode vs. Low Power Mode Offset Calibration Data Formatting at Output Data Rates of 3200 Hz and 1600 Hz Using Self-Test Axes of Acceleration Sensitivity Layout and Design Recommendations Package Information Outline Dimensions Ordering Guide
