Datasheet LT1457 (Analog Devices)
| Manufacturer | Analog Devices |
| Description | Dual, Precision JFET Input Op Amp |
| Pages / Page | 8 / 1 — FEATURES. DESCRIPTION. Handles 10,000pF Capacitive Load. 50pA Bias … |
| File Format / Size | PDF / 226 Kb |
| Document Language | English |
FEATURES. DESCRIPTION. Handles 10,000pF Capacitive Load. 50pA Bias Current at 70. APPLICATIONS
Model Line for this Datasheet
Text Version of Document
LT1457 Dual, Precision JFET Input Op Amp
U FEATURES DESCRIPTION
■
Handles 10,000pF Capacitive Load
The LT1457 is a dual, JFET input op amp optimized for ■ 450µV Max Offset Voltage handling large capacitive loads in combination with preci- ■ 1200µV Max Offset Voltage in S8 Package sion performance. ■
50pA Bias Current at 70
°
C
Precision specifications include 220µV offset voltage in ■ 13nV/√Hz Voltage Noise plastic and surface mount packages. At 70°C input bias ■ 4V/µs Slew Rate current is 50pA, input offset current is 20pA. Channel ■ 4µV/°C Drift separation is 130dB. ■ 130dB Channel Separation Other dual JFET input op amps from Linear Technology
U
include the LT1057, which is three times faster than the
APPLICATIONS
LT1457 but at the expense of significantly lower capacitive ■ Sample-and-Hold (Drives Large Hold Capacitors) load handling capability; and the LT1113 with 4.5nV/√Hz ■ A/D and D/A Converters voltage noise. ■ Photodiode Amplifiers ■ Voltage-to-Frequency Converters
W U TYPICAL PERFORMANCE CHARACTERISTICS Capacitive Load Handling Input Offset Voltage Distribution S8 Package
100 21 V 400 DUALS S = ±15V VS = ±15V T (800 OP AMPS) A = 25°C 18 TA = 25°C 80 A TESTED FROM V = +1 3 RUNS 15 60 12 9 40 OVERSHOOT (%) PERCENT OF UNITS 6 20 3 0 0 0.1 1 10 100 –1.0–0.8 –0.6–0.4 –0.2 0 0.2 0.4 0.6 0.8 1.0 CAPACITIVE LOAD (nF) INPUT OFFSET VOLTAGE (mV) LT11457• TA01 LT1457 • TA02 1
U FEATURES DESCRIPTION
■
Handles 10,000pF Capacitive Load
The LT1457 is a dual, JFET input op amp optimized for ■ 450µV Max Offset Voltage handling large capacitive loads in combination with preci- ■ 1200µV Max Offset Voltage in S8 Package sion performance. ■
50pA Bias Current at 70
°
C
Precision specifications include 220µV offset voltage in ■ 13nV/√Hz Voltage Noise plastic and surface mount packages. At 70°C input bias ■ 4V/µs Slew Rate current is 50pA, input offset current is 20pA. Channel ■ 4µV/°C Drift separation is 130dB. ■ 130dB Channel Separation Other dual JFET input op amps from Linear Technology
U
include the LT1057, which is three times faster than the
APPLICATIONS
LT1457 but at the expense of significantly lower capacitive ■ Sample-and-Hold (Drives Large Hold Capacitors) load handling capability; and the LT1113 with 4.5nV/√Hz ■ A/D and D/A Converters voltage noise. ■ Photodiode Amplifiers ■ Voltage-to-Frequency Converters
W U TYPICAL PERFORMANCE CHARACTERISTICS Capacitive Load Handling Input Offset Voltage Distribution S8 Package
100 21 V 400 DUALS S = ±15V VS = ±15V T (800 OP AMPS) A = 25°C 18 TA = 25°C 80 A TESTED FROM V = +1 3 RUNS 15 60 12 9 40 OVERSHOOT (%) PERCENT OF UNITS 6 20 3 0 0 0.1 1 10 100 –1.0–0.8 –0.6–0.4 –0.2 0 0.2 0.4 0.6 0.8 1.0 CAPACITIVE LOAD (nF) INPUT OFFSET VOLTAGE (mV) LT11457• TA01 LT1457 • TA02 1
