Datasheet AD8366 (Analog Devices) - 3

ManufacturerAnalog Devices
DescriptionDC to 600 MHz, Dual-Digital Variable Gain Amplifiers
Pages / Page28 / 3 — Data Sheet. AD8366. SPECIFICATIONS. Table 1. Parameter. Test …
RevisionB
File Format / SizePDF / 893 Kb
Document LanguageEnglish

Data Sheet. AD8366. SPECIFICATIONS. Table 1. Parameter. Test Conditions/Comments. Min Typ. Max Unit

Data Sheet AD8366 SPECIFICATIONS Table 1 Parameter Test Conditions/Comments Min Typ Max Unit

Model Line for this Datasheet

Text Version of Document

link to page 4 link to page 4 link to page 4
Data Sheet AD8366 SPECIFICATIONS
VS = 5 V, TA = 25°C, ZS = 200 Ω, ZL = 200 Ω, f = 10 MHz, unless otherwise noted.
Table 1. Parameter Test Conditions/Comments Min Typ Max Unit
DYNAMIC PERFORMANCE Bandwidth 3 dB; all gain codes 600 MHz 1 dB; all gain codes 200 MHz Slew Rate Maximum gain 1100 V/µs Minimum gain 1500 V/µs INPUT STAGE IPPA, IPMA, IPPB, IPMB Linear Input Swing At minimum gain AV = 4.5 dB, 1 dB gain compression 3.6 V p-p Differential Input Impedance 217 Ω Minimum Input Common-Mode Voltage 1.5 V Maximum Input Common-Mode Voltage VPOS/2 + 0.075 V Input pins left floating VPOS/2 V GAIN Minimum Voltage Gain 4.5 dB Maximum Voltage Gain 20.25 dB Gain Step Size All gain codes 0.25 dB Gain Step Accuracy All gain codes ±0.25 dB Gain Flatness Maximum gain, DC to 70 MHz 0.1 dB Gain Mismatch Channel A/Channel B at minimum/maximum gain code 0.1 dB Group Delay Flatness Al gain codes, 20% fractional bandwidth, fC < 100 MHz <0.5 ns Mismatch Channel A and Channel B at same gain code 2 ps Gain Step Response Maximum gain to minimum gain 30 ns Minimum gain to maximum gain 60 ns Common-Mode Rejection Ratio −66.2 dB OUTPUT STAGE OPPA, OPMA, OPPB, OPMB, VCMA, VCMB Linear Output Swing 1 dB gain compression 6 V p-p Differential Output Impedance 28 Ω Output DC Offset Inputs shorted, offset loop disabled at −10/−30 mV minimum/maximum gain Inputs shorted, offset loop enabled (across al gain codes) 10 mV Minimum Output Common-Mode Voltage HD3, HD2 > −90 dBc, 2 V p-p output 1.6 V Maximum Output Common-Mode Voltage HD3, HD2 > −90 dBc, 2 V p-p output 3 V VCMA and VCMB left floating VPOS/2 V Common-Mode Setpoint Input Impedance 4 kΩ NOISE/DISTORTION 3 MHz Noise Figure Maximum gain 11.3 dB Minimum gain 18.2 dB Second Harmonic 2 V p-p output, maximum gain −82 dBc 2 V p-p output, minimum gain −82 dBc Third Harmonic 2 V p-p output, maximum gain −87 dBc 2 V p-p output, minimum gain −90 dBc OIP31 2 V p-p composite, maximum gain 34 dBVrms 2 V p-p composite, minimum gain 35 dBVrms OIP21 2 V p-p composite, maximum gain 76 dBVrms 2 V p-p composite, minimum gain 76 dBVrms Output 1 dB Compression Point1 Maximum gain 6.7 dBVrms Minimum gain 6.9 dBVrms Rev. B | Page 3 of 28 Document Outline FEATURES APPLICATIONS FUNCTIONAL BLOCK DIAGRAM GENERAL DESCRIPTION TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS PARALLEL AND SERIAL INTERFACE TIMING ABSOLUTE MAXIMUM RATINGS ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS CIRCUIT DESCRIPTION INPUTS OUTPUTS OUTPUT DIFFERENTIAL OFFSET CORRECTION OUTPUT COMMON-MODE CONTROL GAIN CONTROL INTERFACE APPLICATIONS INFORMATION BASIC CONNECTIONS DIRECT CONVERSION RECEIVER DESIGN QUADRATURE ERRORS AND IMAGE REJECTION LOW FREQUENCY IMD3 PERFORMANCE BASEBAND INTERFACE CHARACTERIZATION SETUPS EVALUATION BOARD OUTLINE DIMENSIONS ORDERING GUIDE