Datasheet ADP2384 (Analog Devices) - 6

link to page 12 link to page 12
ADP2384 Data Sheet PIN CONFIGURATION AND FUNCTION DESCRIPTIONS C N GOOD SS SYN RT P EN PVI 24 23 22 21 20 19 COMP 1 18 PVIN FB 2 17 25 PVIN VREG 3 GND 16 PVIN GND 4 15 BST 26 SW 5 14 SW SW SW 6 13 PGND 7 8 9 1 10 1 12 SW ND ND ND ND ND G G G G G P P P P P ADP2384 TOP VIEW NOTES 1. THE EXPOSED GND PAD MUST BE SOLDERED TO A LARGE, EXTERNAL, COPPER GND PLANE TO REDUCE THERMAL RESISTANCE. 2. THE EXPOSED SW PAD MUST BE CONNECTED TO THE SW PINS OF THE ADP2384 BY USING SHORT, WIDE TRACES, OR ELSE SOLDERED
003
TO A LARGE, EXTERNAL, COPPER SW PLANE TO REDUCE THERMAL RESISTANCE.
10725- Figure 3. Pin Configuration
Table 4. Pin Function Descriptions Pin No. Mnemonic Description
1 COMP Error Amplifier Output. Connect an RC network from COMP to GND. 2 FB Feedback Voltage Sense Input. Connect to a resistor divider from the output voltage, VOUT. 3 VREG Output of the Internal 8 V Regulator. The control circuits are powered from this voltage. Place a 1 µF, X7R or X5R ceramic capacitor between this pin and GND. 4 GND Analog Ground. Return of internal control circuit. 5, 6, 7, 14 SW Switch Node Output. Connect to the output inductor. 8, 9, 10, 11, 12, 13 PGND Power Ground. Return of low-side power MOSFET. 15 BST Supply Rail for the High-Side Gate Drive. Place a 0.1 µF, X7R or X5R capacitor between SW and BST. 16,17,18,19 PVIN Power Input. Connect to the input power source and connect a bypass capacitor between this pin and PGND. 20 EN Precision Enable Pin. An external resistor divider can be used to set the turn-on threshold. To enable the part automatically, connect the EN pin to the PVIN pin. 21 PGOOD Power-Good Output (Open Drain). A pull-up resistor of 10 kΩ to 100 kΩ is recommended. 22 RT Frequency Setting. Connect a resistor between RT and GND to program the switching frequency from 200 kHz to 1.4 MHz. 23 SYNC Synchronization Input. Connect this pin to an external clock to synchronize the switching frequency from 200 kHz and 1.4 MHz. See the Oscillator section and Synchronization section for more information. 24 SS Soft Start Control. Connect a capacitor from SS to GND to program the soft start time. If this pin is open, the regulator uses the internal soft start time. 25 EP, GND The exposed GND pad must be soldered to a large, external, copper GND plane to reduce thermal resistance. 26 EP, SW The exposed SW pad must be connected to the SW pins of the ADP2384, using short, wide traces, or else soldered to a large, external, copper SW plane to reduce thermal resistance. Rev. A | Page 6 of 24 Document Outline FEATURES APPLICATIONS TYPICAL APPLICATIONS CIRCUIT GENERAL DESCRIPTION TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS THERMAL RESISTANCE ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS FUNCTIONAL BLOCK DIAGRAM THEORY OF OPERATION CONTROL SCHEME PRECISION ENABLE/SHUTDOWN INTERNAL REGULATOR (VREG) BOOTSTRAP CIRCUITRY OSCILLATOR SYNCHRONIZATION SOFT START POWER GOOD PEAK CURRENT-LIMIT AND SHORT-CIRCUIT PROTECTION OVERVOLTAGE PROTECTION (OVP) UNDERVOLTAGE LOCKOUT (UVLO) THERMAL SHUTDOWN APPLICATIONS INFORMATION INPUT CAPACITOR SELECTION OUTPUT VOLTAGE SETTING VOLTAGE CONVERSION LIMITATIONS INDUCTOR SELECTION OUTPUT CAPACITOR SELECTION PROGRAMMING THE INPUT VOLTAGE UVLO COMPENSATION DESIGN ADIsimPower DESIGN TOOL DESIGN EXAMPLE OUTPUT VOLTAGE SETTING (DESIGN EXAMPLE) FREQUENCY SETTING INDUCTOR SELECTION (DESIGN EXAMPLE) OUTPUT CAPACITOR SELECTION (DESIGN EXAMPLE) COMPENSATION COMPONENTS SOFT START TIME PROGRAM INPUT CAPACITOR SELECTION (DESIGN EXAMPLE) RECOMMENDED EXTERNAL COMPONENTS CIRCUIT BOARD LAYOUT RECOMMENDATIONS TYPICAL APPLICATIONS CIRCUITS OUTLINE DIMENSIONS ORDERING GUIDE