Datasheet AD4111 (Analog Devices) - 4

ManufacturerAnalog Devices
DescriptionSingle Supply, 24-Bit, Sigma-Delta ADC with ±10 V and 0 mA to 20 mA Inputs, Open Wire Detection
Pages / Page59 / 4 — AD4111. Data Sheet. FUNCTIONAL BLOCK DIAGRAM. AVDD REGCAPA. REF– REF+. …
RevisionA
File Format / SizePDF / 685 Kb
Document LanguageEnglish

AD4111. Data Sheet. FUNCTIONAL BLOCK DIAGRAM. AVDD REGCAPA. REF– REF+. REFOUT. IOVDD. REGCAPD. COMPA. OPEN WIRE. BUFFERED. COMPB. DETECTION

AD4111 Data Sheet FUNCTIONAL BLOCK DIAGRAM AVDD REGCAPA REF– REF+ REFOUT IOVDD REGCAPD COMPA OPEN WIRE BUFFERED COMPB DETECTION

Model Line for this Datasheet

Text Version of Document

AD4111 Data Sheet FUNCTIONAL BLOCK DIAGRAM AVDD REGCAPA REF– REF+ REFOUT IOVDD REGCAPD COMPA OPEN WIRE BUFFERED COMPB DETECTION PRECISION 1.8V REFERENCE 1.8V LDO LDO VIN0 VIN1 INT VIN2 REF VIN3 PRECISION RAIL TO RAIL VIN4 VOLTAGE REFERENCE VIN5 DIVIDER INPUT BUFFERS CS VIN6 VIN7 SCLK VINCOM DIGITAL SERIAL DIN MUX Σ-∆ ADC FILTER INTERFACE VBIAS– DOUT/RDY IIN3+ SYNC IIN2+ IIN1+ ERROR IIN0+ 50Ω IIN0– AD4111 IIN1– IIN2– IIN3– XTAL AND INTERNAL CLOCK OSCILLATOR GPO CONTROL CIRCUITRY TEMPERATURE SENSOR
1 0 -0
AVSS GPO0 GPO1 XTAL1 XTAL2/CLKIO
640 16 Figure 1. Rev. 0 | Page 4 of 59 Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION TABLE OF CONTENTS REVISION HISTORY FUNCTIONAL BLOCK DIAGRAM SPECIFICATIONS TIMING CHARACTERISTICS Timing Diagrams ABSOLUTE MAXIMUM RATINGS THERMAL RESISTANCE ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS NOISE PERFORMANCE AND RESOLUTION THEORY OF OPERATION POWER SUPPLIES Single-Supply Operation (AVSS = DGND) DIGITAL COMMUNICATION AD4111 RESET CONFIGURATION OVERVIEW Channel Configuration Channel Registers ADC Setups Setup Configuration Registers Filter Configuration Registers Gain Registers Offset Registers ADC Mode and Interface Mode Configuration ADC Mode Register Interface Mode Register CIRCUIT DESCRIPTION MULTIPLEXER CURRENT INPUTS VOLTAGE INPUTS Fully Differential Inputs Single-Ended Inputs Adjusting Voltage Input Gain Open Wire Detection Example 1—Open Wire Detection (Single-Ended Input) Example 2—Open Wire Detection (Differential Input) Open Wire Detection Compensation Pins DATA OUTPUT CODING AD4111 REFERENCE Internal Reference External Reference BUFFERED REFERENCE INPUT CLOCK SOURCE Internal Oscillator External Crystal External Clock DIGITAL FILTER SINC5 + SINC1 FILTER SINC3 FILTER SINGLE CYCLE SETTLING ENHANCED 50 Hz AND 60 Hz REJECTION FILTERS OPERATING MODES CONTINUOUS CONVERSION MODE CONTINUOUS READ MODE SINGLE CONVERSION MODE STANDBY AND POWER-DOWN MODES CALIBRATION DIGITAL INTERFACE CHECKSUM PROTECTION CRC CALCULATION Polynomial Example of a Polynomial CRC Calculation—24-Bit Word: 0x654321 (Eight Command Bits and 16-Bit Data) XOR Calculation Example of an XOR Calculation—24-Bit Word: 0x654321 (Eight Command Bits and 16-Bit Data) INTEGRATED FUNCTIONS GENERAL-PURPOSE OUPUTS DELAY 16-BIT/24-BIT CONVERSIONS DOUT_RESET SYNCHRONIZATION Normal Synchronization Alternate Synchronization ERROR FLAGS ADC_ERROR CRC_ERROR REG_ERROR ERRORB Input/Output DATA_STAT IOSTRENGTH INTERNAL TEMPERATURE SENSOR APPLICATIONS INFORMATION GROUNDING AND LAYOUT REGISTER SUMMARY REGISTER DETAILS COMMUNICATIONS REGISTER STATUS REGISTER ADC MODE REGISTER INTERFACE MODE REGISTER REGISTER CHECK DATA REGISTER GPIO CONFIGURATION REGISTER ID REGISTER CHANNEL REGISTER 0 CHANNEL REGISTER 1 TO CHANNEL REGISTER 15 SETUP CONFIGURATION REGISTER 0 SETUP CONFIGURATION REGISTER 1 TO SETUP CONFIGURATION REGISTER 7 FILTER CONFIGURATION REGISTER 0 FILTER CONFIGURATION REGISTER 1 TO FILTER CONFIGURATION REGISTER 7 OFFSET REGISTER 0 OFFSET REGISTER 1 TO OFFSET REGISTER 7 GAIN REGISTER 0 GAIN REGISTER 1 TO GAIN REGISTER 7 OUTLINE DIMENSIONS ORDERING GUIDE