Datasheet ADSP-SC570, ADSP-SC571, ADSP-SC572, ADSP-SC573, ADSP-21571, ADSP-21573 (Analog Devices) - 2
| Manufacturer | Analog Devices |
| Description | SHARC+ Dual-Core DSP with ARM Cortex-A5 |
| Pages / Page | 142 / 2 — ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573. TABLE OF CONTENTS. … |
| Revision | B |
| File Format / Size | PDF / 3.9 Mb |
| Document Language | English |
ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573. TABLE OF CONTENTS. REVISION HISTORY. 6/2018—Rev. A to Rev. B
Model Line for this Datasheet
- ADSP-21571BSWZ-4 ADSP-21571BSWZ-5 ADSP-21571CSWZ-4 ADSP-21571CSWZ-5 ADSP-21571KSWZ-4 ADSP-21571KSWZ-5
- ADSP-21573BBCZ-4 ADSP-21573BBCZ-5 ADSP-21573CBCZ-4 ADSP-21573CBCZ-5 ADSP-21573KBCZ-4 ADSP-21573KBCZ-5
- ADSP-SC570BSWZ-4 ADSP-SC570BSWZ-42 ADSP-SC570CSWZ-4 ADSP-SC570CSWZ-42 ADSP-SC570KSWZ-4 ADSP-SC570KSWZ-42
- ADSP-SC571-SWZENG ADSP-SC571BSWZ-3 ADSP-SC571BSWZ-4 ADSP-SC571BSWZ-5 ADSP-SC571CSWZ-3 ADSP-SC571CSWZ-4 ADSP-SC571CSWZ-5 ADSP-SC571KSWZ-3 ADSP-SC571KSWZ-4 ADSP-SC571KSWZ-5
Text Version of Document
link to page 1 link to page 1 link to page 1 link to page 2 link to page 2 link to page 3 link to page 5 link to page 6 link to page 8 link to page 10 link to page 11 link to page 13 link to page 14 link to page 14 link to page 15 link to page 19 link to page 20 link to page 22 link to page 22 link to page 23 link to page 23 link to page 24 link to page 28 link to page 35 link to page 38 link to page 43 link to page 45 link to page 56 link to page 56 link to page 60 link to page 64 link to page 64 link to page 65 link to page 65 link to page 66 link to page 122 link to page 124 link to page 126 link to page 127 link to page 127 link to page 130 link to page 133 link to page 134 link to page 134 link to page 136 link to page 137 link to page 138 link to page 139 link to page 140 link to page 141 link to page 1 link to page 60 link to page 56 link to page 124 link to page 3 link to page 56 link to page 1 link to page 141 link to page 62 link to page 62 link to page 64 link to page 140 link to page 120 link to page 58 link to page 58
ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573 TABLE OF CONTENTS
System Features ... 1 ADSP-SC57x/ADSP-2157x Designer Quick Reference .. 45 Memory .. 1 Specifications .. 56 Additional Features .. 1 Operating Conditions ... 56 Table Of Contents .. 2 Electrical Characteristics ... 60 Revision History .. 2 HADC .. 64 General Description ... 3 TMU .. 64 ARM Cortex-A5 Processor .. 5 Absolute Maximum Ratings ... 65 SHARC Processor ... 6 ESD Caution .. 65 SHARC+ Core Architecture .. 8 Timing Specifications ... 66 System Infrastructure ... 10 Output Drive Currents ... 122 System Memory Map ... 11 Test Conditions .. 124 Security Features .. 13 Environmental Conditions .. 126 Security Features Disclaimer .. 14 ADSP-SC57x/ADSP-2157x 400-Ball BGA Ball Safety Features ... 14 Assignments .. 127 Processor Peripherals ... 15 Numerical by Ball Number .. 127 System Acceleration .. 19 Alphabetical by Pin Name ... 130 System Design .. 20 Configuration of the 400-Ball CSP_BGA ... 133 System Debug .. 22 ADSP-SC57x/ADSP-2157x 176-Lead LQFP Lead Assignments .. 134 Development Tools ... 22 Numerical by Lead Number ... 134 Additional Information .. 23 Alphabetical by Pin Name ... 136 Related Signal Chains .. 23 Configuration of the 176-Lead LQFP Lead ADSP-SC57x/ADSP-2157x Detailed Signal Configuration .. 137 Descriptions .. 24 Outline Dimensions .. 138 400-Ball CSP_BGA Signal Descriptions ... 28 Surface-Mount Design .. 139 GPIO Multiplexing for 400-Ball CSP_BGA Package ... 35 Automotive Products ... 140 176-Lead LQFP Signal Descriptions ... 38 Ordering Guide .. 141 GPIO Multiplexing for 176-Lead LQFP Package .. 43
REVISION HISTORY 6/2018—Rev. A to Rev. B
Changes to Program Trace Macrocell (PTM) Timing .. 120 Changes to System Features .. 1 Changes to Test Conditions .. 124 Changes to Additional Features ... 1 Changes to Automotive Products ... 140 Changes to Table 2 and Table 3, General Description ... 3 Changes to Ordering Guide .. 141 Changes to Operating Conditions .. 56 Deleted Package Information from Specifications .. 56 Changes to Table 27 and Table 28, Clock Related Operating Conditions ... 58 Changes to Electrical Characteristics ... 60 Changes to Table 29, Table 32, and Table 33, Total Internal Power Dissipation .. 62 Changes to Table 37, HADC Timing Specifications .. 64 Rev. B | Page 2 of 142 | June 2018 Document Outline System Features Memory Additional Features Table Of Contents Revision History General Description ARM Cortex-A5 Processor Generic Interrupt Controller (GIC), PL390 (ADSP-SC57x Only) Generic Interrupt Controller Port0 (GICPORT0) Generic Interrupt Controller Port1 (GICPORT1) L2 Cache Controller, PL310 (ADSP-SC57x Only) SHARC Processor L1 Memory L1 Master and Slave Ports L1 On-Chip Memory Bandwidth Instruction and Data Cache System Event Controller (SEC) Input Core Memory-Mapped Registers (CMMR) SHARC+ Core Architecture Single-Instruction, Multiple Data (SIMD) Computational Engine Independent Parallel Computation Units Core Timer Data Register File Context Switch Universal Registers Data Address Generators (DAG) With Zero-Overhead Hardware Circular Buffer Support Flexible Instruction Set Architecture (ISA) Variable Instruction Set Architecture (VISA) Single-Cycle Fetch of Instructional Four Operands Core Event Controller (CEC) Instruction Conflict Cache Branch Target Buffer (BTB)/Branch Predictor (BP) Addressing Spaces Additional Features System Infrastructure System L2 Memory SHARC+ Core L1 Memory in Multiprocessor Space One Time Programmable Memory (OTP) I/O Memory Space System Memory Map System Crossbars (SCBs) Direct Memory Access (DMA) Memory Direct Memory Access (MDMA) Extended Memory DMA Cyclic Redundant Code (CRC) Protection Event Handling System Event Controller (SEC) Trigger Routing Unit (TRU) Security Features ARM TrustZone Cryptographic Hardware Accelerators System Protection Unit (SPU) System Memory Protection Unit (SMPU) Security Features Disclaimer Safety Features Multiparity Bit Protected SHARC+ Core L1 Memories Parity Protected ARM L1 Cache Error Correcting Codes (ECC) Protected L2 Memories Parity-Protected Peripheral Memories Cyclic Redundant Code (CRC) Protected Memories Signal Watchdogs System Event Controller (SEC) Memory Error Controller (MEC) Processor Peripherals Dynamic Memory Controller (DMC) Digital Audio Interface (DAI) Serial Port (SPORT) Asynchronous Sample Rate Converter (ASRC) S/PDIF-Compatible Digital Audio Receiver/Transmitter Precision Clock Generators (PCG) Enhanced Parallel Peripheral Interface (EPPI) Universal Asynchronous Receiver/Transmitter (UART) Ports Serial Peripheral Interface (SPI) Ports Link Port (LP) ADC Control Module (ACM) Interface Ethernet Media Access Controller (EMAC) Audio Video Bridging (AVB) Support Precision Time Protocol (PTP) IEEE 1588 Support Controller Area Network (CAN) Timers General-Purpose (GP) Timers (TIMER) Watchdog Timer (WDT) General-Purpose Counters (CNT) Housekeeping Analog-to-Digital Converter (HADC) USB 2.0 On the Go (OTG) Dual-Role Device Controller (BGA Only) Media Local Bus (MediaLB) 2-Wire Controller Interface (TWI) General-Purpose I/O (GPIO) Pin Interrupts Mobile Storage Interface (MSI) System Acceleration Finite Impulse Response (FIR) Accelerator Infinite Impulse Response (IIR) Accelerator System Design Clock Management Reset Control Unit (RCU) Clock Generation Unit (CGU) System Crystal Oscillator and USB Crystal Oscillator Clock Distribution Unit (CDU) Power-Up Clock Out/External Clock Booting Thermal Monitoring Unit (TMU) Power Supplies Power Management Target Board JTAG Emulator Connector System Debug System Watchpoint Unit (SWU) Debug Access Port (DAP) Development Tools Integrated Development Environments (IDEs) EZ-KIT Lite Evaluation Board EZ-KIT Lite Evaluation Kits Software Add Ins for CrossCore Embedded Studio Board Support Packages (BSPs) for Evaluation Hardware Middleware Packages Algorithmic Modules Designing an Emulator-Compatible DSP Board (Target) Additional Information Related Signal Chains ADSP-SC57x/ADSP-2157x Detailed Signal Descriptions 400-Ball CSP_BGA Signal Descriptions GPIO Multiplexing for 400-Ball CSP_BGA Package 176-Lead LQFP Signal Descriptions GPIO Multiplexing for 176-Lead LQFP Package ADSP-SC57x/ADSP-2157x Designer Quick Reference Specifications Operating Conditions Clock Related Operating Conditions Electrical Characteristics Total Internal Power Dissipation Application Dependent Current Clock Current Current from High Speed Peripheral Operation Data Transmission Current HADC HADC Electrical Characteristics HADC DC Accuracy HADC Timing Specifications TMU TMU Characteristics Absolute Maximum Ratings ESD Caution Timing Specifications Power-Up Reset Timing Clock and Reset Timing DDR2 SDRAM Clock and Control Cycle Timing DDR2 SDRAM Read Cycle Timing DDR2 SDRAM Write Cycle Timing Mobile DDR (LPDDR) SDRAM Clock and Control Cycle Timing Mobile DDR SDRAM Read Cycle Timing Mobile DDR SDRAM Write Cycle Timing DDR3 SDRAM Clock and Control Cycle Timing DDR3 SDRAM Read Cycle Timing DDR3 SDRAM Write Cycle Timing Enhanced Parallel Peripheral Interface (EPPI) Timing Link Ports (LPs) Serial Ports (SPORTs) Asynchronous Sample Rate Converter (ASRC)—Serial Input Port Asynchronous Sample Rate Converter (ASRC)—Serial Output Port SPI Port—Master Timing SPI0, SPI1, and SPI2 SPI Port—Slave Timing SPI0, SPI1, and SPI2 SPI Port—SPIx_RDY Slave Timing SPI Port—Open Drain Mode (ODM) Timing SPI Port—SPIx_RDY Master Timing Precision Clock Generator (PCG) (Direct Pin Routing) General-Purpose IO Port Timing General-Purpose I/O Timer Cycle Timing DAI0 Pin to DAI0 Pin Direct Routing Up/Down Counter/Rotary Encoder Timing ADC Controller Module (ACM) Timing Universal Asynchronous Receiver-Transmitter (UART) Ports—Receive and Transmit Timing Controller Area Network (CAN) Interface Universal Serial Bus (USB) 10/100 EMAC Timing 10/100/1000 EMAC Timing Sony/Philips Digital Interface (S/PDIF) Transmitter S/PDIF Transmitter Serial Input Waveforms S/PDIF Transmitter Input Data Timing Oversampling Clock (TxCLK) Switching Characteristics S/PDIF Receiver Internal Digital PLL Mode MediaLB (MLB) Mobile Storage Interface (MSI) Controller Timing Program Trace Macrocell (PTM) Timing Debug Interface (JTAG Emulation Port) Timing Output Drive Currents Test Conditions Output Enable Time Measurement Output Disable Time Measurement Capacitive Loading Environmental Conditions ADSP-SC57x/ADSP-2157x 400-Ball BGA Ball Assignments ADSP-SC57x/ADSP-2157x 400-Ball BGA Ball Assignments (Numerical by Ball Number) ADSP-SC57x/ADSP-2157x 400-Ball BGA Ball Assignments (Alphabetical by Pin Name) Configuration of the 400-Ball CSP_BGA ADSP-SC57x/ADSP-2157x 176-Lead LQFP Lead Assignments ADSP-SC57x/ADSP-2157x 176-Lead LQFP Lead Assignments (Numerical by Lead Number) ADSP-SC57x/ADSP-2157x 176-Lead LQFP Lead Assignments (Alphabetical by Pin Name) Configuration of the 176-Lead LQFP Lead Configuration Outline Dimensions Surface-Mount Design Automotive Products Ordering Guide
ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573 TABLE OF CONTENTS
System Features ... 1 ADSP-SC57x/ADSP-2157x Designer Quick Reference .. 45 Memory .. 1 Specifications .. 56 Additional Features .. 1 Operating Conditions ... 56 Table Of Contents .. 2 Electrical Characteristics ... 60 Revision History .. 2 HADC .. 64 General Description ... 3 TMU .. 64 ARM Cortex-A5 Processor .. 5 Absolute Maximum Ratings ... 65 SHARC Processor ... 6 ESD Caution .. 65 SHARC+ Core Architecture .. 8 Timing Specifications ... 66 System Infrastructure ... 10 Output Drive Currents ... 122 System Memory Map ... 11 Test Conditions .. 124 Security Features .. 13 Environmental Conditions .. 126 Security Features Disclaimer .. 14 ADSP-SC57x/ADSP-2157x 400-Ball BGA Ball Safety Features ... 14 Assignments .. 127 Processor Peripherals ... 15 Numerical by Ball Number .. 127 System Acceleration .. 19 Alphabetical by Pin Name ... 130 System Design .. 20 Configuration of the 400-Ball CSP_BGA ... 133 System Debug .. 22 ADSP-SC57x/ADSP-2157x 176-Lead LQFP Lead Assignments .. 134 Development Tools ... 22 Numerical by Lead Number ... 134 Additional Information .. 23 Alphabetical by Pin Name ... 136 Related Signal Chains .. 23 Configuration of the 176-Lead LQFP Lead ADSP-SC57x/ADSP-2157x Detailed Signal Configuration .. 137 Descriptions .. 24 Outline Dimensions .. 138 400-Ball CSP_BGA Signal Descriptions ... 28 Surface-Mount Design .. 139 GPIO Multiplexing for 400-Ball CSP_BGA Package ... 35 Automotive Products ... 140 176-Lead LQFP Signal Descriptions ... 38 Ordering Guide .. 141 GPIO Multiplexing for 176-Lead LQFP Package .. 43
REVISION HISTORY 6/2018—Rev. A to Rev. B
Changes to Program Trace Macrocell (PTM) Timing .. 120 Changes to System Features .. 1 Changes to Test Conditions .. 124 Changes to Additional Features ... 1 Changes to Automotive Products ... 140 Changes to Table 2 and Table 3, General Description ... 3 Changes to Ordering Guide .. 141 Changes to Operating Conditions .. 56 Deleted Package Information from Specifications .. 56 Changes to Table 27 and Table 28, Clock Related Operating Conditions ... 58 Changes to Electrical Characteristics ... 60 Changes to Table 29, Table 32, and Table 33, Total Internal Power Dissipation .. 62 Changes to Table 37, HADC Timing Specifications .. 64 Rev. B | Page 2 of 142 | June 2018 Document Outline System Features Memory Additional Features Table Of Contents Revision History General Description ARM Cortex-A5 Processor Generic Interrupt Controller (GIC), PL390 (ADSP-SC57x Only) Generic Interrupt Controller Port0 (GICPORT0) Generic Interrupt Controller Port1 (GICPORT1) L2 Cache Controller, PL310 (ADSP-SC57x Only) SHARC Processor L1 Memory L1 Master and Slave Ports L1 On-Chip Memory Bandwidth Instruction and Data Cache System Event Controller (SEC) Input Core Memory-Mapped Registers (CMMR) SHARC+ Core Architecture Single-Instruction, Multiple Data (SIMD) Computational Engine Independent Parallel Computation Units Core Timer Data Register File Context Switch Universal Registers Data Address Generators (DAG) With Zero-Overhead Hardware Circular Buffer Support Flexible Instruction Set Architecture (ISA) Variable Instruction Set Architecture (VISA) Single-Cycle Fetch of Instructional Four Operands Core Event Controller (CEC) Instruction Conflict Cache Branch Target Buffer (BTB)/Branch Predictor (BP) Addressing Spaces Additional Features System Infrastructure System L2 Memory SHARC+ Core L1 Memory in Multiprocessor Space One Time Programmable Memory (OTP) I/O Memory Space System Memory Map System Crossbars (SCBs) Direct Memory Access (DMA) Memory Direct Memory Access (MDMA) Extended Memory DMA Cyclic Redundant Code (CRC) Protection Event Handling System Event Controller (SEC) Trigger Routing Unit (TRU) Security Features ARM TrustZone Cryptographic Hardware Accelerators System Protection Unit (SPU) System Memory Protection Unit (SMPU) Security Features Disclaimer Safety Features Multiparity Bit Protected SHARC+ Core L1 Memories Parity Protected ARM L1 Cache Error Correcting Codes (ECC) Protected L2 Memories Parity-Protected Peripheral Memories Cyclic Redundant Code (CRC) Protected Memories Signal Watchdogs System Event Controller (SEC) Memory Error Controller (MEC) Processor Peripherals Dynamic Memory Controller (DMC) Digital Audio Interface (DAI) Serial Port (SPORT) Asynchronous Sample Rate Converter (ASRC) S/PDIF-Compatible Digital Audio Receiver/Transmitter Precision Clock Generators (PCG) Enhanced Parallel Peripheral Interface (EPPI) Universal Asynchronous Receiver/Transmitter (UART) Ports Serial Peripheral Interface (SPI) Ports Link Port (LP) ADC Control Module (ACM) Interface Ethernet Media Access Controller (EMAC) Audio Video Bridging (AVB) Support Precision Time Protocol (PTP) IEEE 1588 Support Controller Area Network (CAN) Timers General-Purpose (GP) Timers (TIMER) Watchdog Timer (WDT) General-Purpose Counters (CNT) Housekeeping Analog-to-Digital Converter (HADC) USB 2.0 On the Go (OTG) Dual-Role Device Controller (BGA Only) Media Local Bus (MediaLB) 2-Wire Controller Interface (TWI) General-Purpose I/O (GPIO) Pin Interrupts Mobile Storage Interface (MSI) System Acceleration Finite Impulse Response (FIR) Accelerator Infinite Impulse Response (IIR) Accelerator System Design Clock Management Reset Control Unit (RCU) Clock Generation Unit (CGU) System Crystal Oscillator and USB Crystal Oscillator Clock Distribution Unit (CDU) Power-Up Clock Out/External Clock Booting Thermal Monitoring Unit (TMU) Power Supplies Power Management Target Board JTAG Emulator Connector System Debug System Watchpoint Unit (SWU) Debug Access Port (DAP) Development Tools Integrated Development Environments (IDEs) EZ-KIT Lite Evaluation Board EZ-KIT Lite Evaluation Kits Software Add Ins for CrossCore Embedded Studio Board Support Packages (BSPs) for Evaluation Hardware Middleware Packages Algorithmic Modules Designing an Emulator-Compatible DSP Board (Target) Additional Information Related Signal Chains ADSP-SC57x/ADSP-2157x Detailed Signal Descriptions 400-Ball CSP_BGA Signal Descriptions GPIO Multiplexing for 400-Ball CSP_BGA Package 176-Lead LQFP Signal Descriptions GPIO Multiplexing for 176-Lead LQFP Package ADSP-SC57x/ADSP-2157x Designer Quick Reference Specifications Operating Conditions Clock Related Operating Conditions Electrical Characteristics Total Internal Power Dissipation Application Dependent Current Clock Current Current from High Speed Peripheral Operation Data Transmission Current HADC HADC Electrical Characteristics HADC DC Accuracy HADC Timing Specifications TMU TMU Characteristics Absolute Maximum Ratings ESD Caution Timing Specifications Power-Up Reset Timing Clock and Reset Timing DDR2 SDRAM Clock and Control Cycle Timing DDR2 SDRAM Read Cycle Timing DDR2 SDRAM Write Cycle Timing Mobile DDR (LPDDR) SDRAM Clock and Control Cycle Timing Mobile DDR SDRAM Read Cycle Timing Mobile DDR SDRAM Write Cycle Timing DDR3 SDRAM Clock and Control Cycle Timing DDR3 SDRAM Read Cycle Timing DDR3 SDRAM Write Cycle Timing Enhanced Parallel Peripheral Interface (EPPI) Timing Link Ports (LPs) Serial Ports (SPORTs) Asynchronous Sample Rate Converter (ASRC)—Serial Input Port Asynchronous Sample Rate Converter (ASRC)—Serial Output Port SPI Port—Master Timing SPI0, SPI1, and SPI2 SPI Port—Slave Timing SPI0, SPI1, and SPI2 SPI Port—SPIx_RDY Slave Timing SPI Port—Open Drain Mode (ODM) Timing SPI Port—SPIx_RDY Master Timing Precision Clock Generator (PCG) (Direct Pin Routing) General-Purpose IO Port Timing General-Purpose I/O Timer Cycle Timing DAI0 Pin to DAI0 Pin Direct Routing Up/Down Counter/Rotary Encoder Timing ADC Controller Module (ACM) Timing Universal Asynchronous Receiver-Transmitter (UART) Ports—Receive and Transmit Timing Controller Area Network (CAN) Interface Universal Serial Bus (USB) 10/100 EMAC Timing 10/100/1000 EMAC Timing Sony/Philips Digital Interface (S/PDIF) Transmitter S/PDIF Transmitter Serial Input Waveforms S/PDIF Transmitter Input Data Timing Oversampling Clock (TxCLK) Switching Characteristics S/PDIF Receiver Internal Digital PLL Mode MediaLB (MLB) Mobile Storage Interface (MSI) Controller Timing Program Trace Macrocell (PTM) Timing Debug Interface (JTAG Emulation Port) Timing Output Drive Currents Test Conditions Output Enable Time Measurement Output Disable Time Measurement Capacitive Loading Environmental Conditions ADSP-SC57x/ADSP-2157x 400-Ball BGA Ball Assignments ADSP-SC57x/ADSP-2157x 400-Ball BGA Ball Assignments (Numerical by Ball Number) ADSP-SC57x/ADSP-2157x 400-Ball BGA Ball Assignments (Alphabetical by Pin Name) Configuration of the 400-Ball CSP_BGA ADSP-SC57x/ADSP-2157x 176-Lead LQFP Lead Assignments ADSP-SC57x/ADSP-2157x 176-Lead LQFP Lead Assignments (Numerical by Lead Number) ADSP-SC57x/ADSP-2157x 176-Lead LQFP Lead Assignments (Alphabetical by Pin Name) Configuration of the 176-Lead LQFP Lead Configuration Outline Dimensions Surface-Mount Design Automotive Products Ordering Guide
