Datasheet ADL5330 (Analog Devices)
Manufacturer | Analog Devices |
Description | 10 MHz to 3 GHz VGA with 60 dB Gain Control Range |
Pages / Page | 24 / 1 — 10 MHz to 3 GHz VGA with. 60 dB Gain Control Range. Data Sheet. ADL5330. … |
Revision | B |
File Format / Size | PDF / 695 Kb |
Document Language | English |
10 MHz to 3 GHz VGA with. 60 dB Gain Control Range. Data Sheet. ADL5330. FEATURES. FUNCTIONAL BLOCK DIAGRAM
Model Line for this Datasheet
Text Version of Document
10 MHz to 3 GHz VGA with 60 dB Gain Control Range Data Sheet ADL5330 FEATURES FUNCTIONAL BLOCK DIAGRAM Voltage controlled amplifier/attenuator GAIN ENBL VPS2 VPS2 VPS2 VPS2 Operating frequency 10 MHz to 3 GHz Optimized for controlling output power VPS1 VPS2 High linearity: OIP3 31 dBm at 900 MHz GAIN CONTROL COM1 COM2 Output noise floor: −150 dBm/Hz at 900 MHz 50 Ω input and output impedances LY Single-ended or differential operation INHI INPUT O/P OPHI RFIN GM ABLE (TZ) RFOUT NUATOR Wide gain control range: −34 dB to +22 dB at 900 MHz NUOUS STAGE STAGE ARI V Linear in dB gain control function, 20 mV/dB INLO OPLO BALUN ATTE CONTI Single-supply 4.75 V to 5.25 V COM1 BIAS COM2 AND APPLICATIONS VREF VPS1 VPS2 Transmit and receive power control at RF and IF VREF IPBS OPBS COM1 COM2 COM2
05134-001 Figure 1.
GENERAL DESCRIPTION
The ADL5330 is a high performance, voltage controlled, variable The output of the high accuracy wideband attenuator is applied gain amplifier (VGA)/attenuator for use in applications with to a differential transimpedance output stage. The output stage frequencies up to 3 GHz. The balanced structure of the signal sets the 50 Ω differential output impedances and drives the path minimizes distortion while it also reduces the risk of OPHI and OPLO pins. The ADL5330 has a power-down spurious feedforward at low gains and high frequencies caused function. It can be powered down by a Logic LO input on the by parasitic coupling. While operation between a balanced source ENBL pin. The current consumption in power-down mode is and load is recommended, a single sided input is internally 250 μA. converted to differential form. The ADL5330 is fabricated on an Analog Devices, Inc., The input impedance is 50 Ω from INHI to INLO. The outputs proprietary high performance, complementary bipolar IC process. are usually coupled into a 50 Ω grounded load via a 1:1 balun. A The ADL5330 is available in a 24-lead (4 mm × 4 mm), Pb-free single supply of 4.75 V to 5.25 V is required. LFCSP package and is specified for operation from ambient The 50 Ω input system converts the applied voltage to a pair of temperatures of −40°C to +85°C. An evaluation board is also differential currents with high linearity and good common available. rejection even when driven by a single sided source. The signal currents are then applied to a proprietary voltage controlled attenuator providing precise definition of the overall gain under the control of the linear in dB interface. The GAIN pin accepts a voltage from 0 V at minimum gain to 1.4 V at full gain with a 20 mV/dB scaling factor.
Rev. B Document Feedback Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Tel: 781.329.4700 ©2005–2017 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. Technical Support www.analog.com
Document Outline FEATURES APPLICATIONS FUNCTIONAL BLOCK DIAGRAM GENERAL DESCRIPTION TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS THEORY OF OPERATION APPLICATIONS INFORMATION BASIC CONNECTIONS RF INPUT/OUTPUT INTERFACE GAIN CONTROL INPUT AUTOMATIC GAIN CONTROL INTERFACING TO AN IQ MODULATOR WCDMA TRANSMIT APPLICATION CDMA2000 TRANSMIT APPLICATION SOLDERING INFORMATION EVALUATION BOARD OUTLINE DIMENSIONS ORDERING GUIDE