Datasheet ADL5240 (Analog Devices) - 7

ManufacturerAnalog Devices
Description100 MHz TO 4000 MHz RF/IF Digitally Controlled VGA
Pages / Page28 / 7 — Data Sheet. ADL5240. Parameter. Test Conditions/Comments. Min. Typ. Max. …
RevisionA
File Format / SizePDF / 1.2 Mb
Document LanguageEnglish

Data Sheet. ADL5240. Parameter. Test Conditions/Comments. Min. Typ. Max. Unit

Data Sheet ADL5240 Parameter Test Conditions/Comments Min Typ Max Unit

Model Line for this Datasheet

Text Version of Document

Data Sheet ADL5240 Parameter Test Conditions/Comments Min Typ Max Unit
AMP-DSA LOOP FREQUENCY = 2630 MHz Using the AMPIN and DSAOUT pins, DSA at minimum attenuation Gain 17.7 dB vs. Frequency ±60 MHz ±0.11 dB Gain Range 31.5 dB Input Return Loss S11 −15.2 dB Output Return Loss S22 −9.6 dB Output 1 dB Compression Point 16.9 dBm Output Third-Order Intercept ∆f = 1 MHz, POUT = 1 dBm/tone 33.7 dBm Noise Figure 3.0 dB DSA-AMP LOOP FREQUENCY = 943 MHz Using the DSAIN and AMPOUT pins, DSA at minimum attenuation Gain 18.9 dB vs. Frequency ±18 MHz ±0.01 dB Gain Range Between maximum and minimum attenuation states 30.8 dB Input Return Loss S11 −17.2 dB Output Return Loss S22 −23.7 dB Output 1 dB Compression Point 20.2 dBm Output Third-Order Intercept ∆f = 1 MHz, POUT = 4 dBm/tone 40.0 dBm Noise Figure 4.4 dB DSA-AMP LOOP Frequency = 2140 MHz Using the DSAIN and AMPOUT pins, DSA at minimum attenuation Gain 18.0 dB vs. Frequency ±30 MHz ±0.01 dB Gain Range Between maximum and minimum attenuation states 31.1 dB Input Return Loss S11 −13.7 dB Output Return Loss S22 −10.0 dB Output 1 dB Compression Point 19.7 dBm Output Third-Order Intercept ∆f = 1 MHz, POUT = 4 dBm/tone 37.5 dBm Noise Figure 4.9 dB DSA-AMP LOOP Frequency = 2630 MHz Using the DSAIN and AMPOUT pins, DSA at minimum attenuation Gain 18.2 dB vs. Frequency ±60 MHz ±0.01 dB Gain Range Between maximum and minimum attenuation states 31.7 dB Input Return Loss S11 −15.7 dB Output Return Loss S22 −16.9 dB Output 1 dB Compression Point 19.8 dBm Output Third-Order Intercept ∆f = 1 MHz, POUT = 4 dBm/tone 40.8 dBm Noise Figure 5.2 dB LOGIC INPUTS CLK, DATA, LE, SEL, D0~D6 Input High Voltage, VINH 2.5 V Input Low Voltage, VINL 0.8 V Input Current, IINH/IINL 0.1 µA Input Capacitance, CIN 1.5 pF POWER SUPPLIES Using the VDD and VCC pins Voltage 4.75 5.0 5.25 V Supply Current Amplifier 93 120 mA Digital Step Attenuator 0.5 mA Rev. A | Page 7 of 28 Document Outline Features Applications General Description Functional Block Diagram Revision History Specifications Absolute Maximum Ratings ESD Caution Pin Configuration and Function Descriptions Typical Performance Characteristics Applications Information Basic Layout Connections Amplifier Bias Digital Step Attenuator Bias Amplifier RF Input Interface Amplifier RF Output Interface DSA RF Input Interface DSA RF Output Interface DSA SPI Interface SPI Timing SPI Timing Sequence Loop Performance Amplifier Drive Level for Optimum ACLR Thermal Considerations Evaluation Board Outline Dimensions Ordering Guide