Datasheet IS2083 (Microchip) - 2

ManufacturerMicrochip
DescriptionBluetooth Stereo Audio SoC
Pages / Page65 / 2 — IS2083. MCU Features. DSP Voice and Audio Processing. Audio Codec. …
File Format / SizePDF / 2.9 Mb
Document LanguageEnglish

IS2083. MCU Features. DSP Voice and Audio Processing. Audio Codec. Peripherals. 8051 MCU Debug Features. Datasheet

IS2083 MCU Features DSP Voice and Audio Processing Audio Codec Peripherals 8051 MCU Debug Features Datasheet

Model Line for this Datasheet

Text Version of Document

IS2083
– Up to +11 dBm (typical) for Basic Data Rate (BDR) – Up to +9.5 dBm (typical) for Enhanced Data Rate (EDR) • Integrated Medium Power Amplifier (MPA) and Low Power Amplifier (LPA)
MCU Features
• 8051 8-bit core • 8-bit data • 24-bit program counter (PC24) mode • 24-bit data pointer (DPTR24) mode • Operating speed: – DC – 48 MHz clock input – 0.33-1 MIPS/MHz, depending on instruction
DSP Voice and Audio Processing
• 16/32-bit DSP core with enhanced 32-bit precision, single cycle multiplier • Synchronous Connection-Oriented (SCO) channel operation • Modified Sub-Band Coding (mSBC) decoder for wideband speech • Built-in High-definition Clean Audio (HCA) algorithms for both narrowband and wideband speech processing • Built-in audio effect algorithms to enhance audio streaming • 64 Kbps A-Law, μ-Law Pulse Code Modulation (PCM), or Continuous Variable Slope Delta (CVSD) modulation for SCO channel operation • 8/16 kHz Noise Reduction (NR) • 8/16 kHz Acoustic Echo Cancellation (AEC) • Packet Loss Concealment (PLC) for SBC and mSBC codecs only
Audio Codec
• Sub-band Codec (SBC), Advanced Audio Codec (AAC), and LDAC Decoding (IS2083BM-2L2 only) • 20-bit audio stereo DAC with SNR 95 dB • 16-bit audio stereo ADC with SNR 90 dB • 24-bit, I2S digital audio: – 96 kHz output sampling frequency – 48 kHz input sampling frequency
Peripherals
• Successive Approximation Register Analog-to-Digital Converter (SAR ADC) with dedicated channels: – Battery voltage detection and adapter voltage detection – Charger thermal protection and ambient temperature detection • UART (with hardware flow control) • USB (full-speed USB 1.1 interface) • I2C™ Master • One Pulse Width Modulation (PWM) channel • Two LED drivers • Up to 19 General Purpose Inputs/Outputs (GPIOs)
8051 MCU Debug Features
• 2-wire 8051 MCU Joint Test Action Group (JTAG) debug/program • CPU registers to write Flash for software downloading • Debug features supported – Run/Stop control – Single Step mode © 2019 Microchip Technology Inc.
Datasheet
DS70005403B-page 2 Document Outline Introduction Features Table of Contents 1. Quick References 1.1. Reference Documentation 1.2. Acronyms/Abbreviations 2. Device Overview 2.1. IS2083BM Device Ball Diagram 2.2. IS2083BM Device Ball Description 3. Audio Subsystem 3.1. Digital Signal Processor 3.2. Codec 3.2.1. Audio Performance 3.3. Auxiliary Port 3.4. Microphone Inputs 3.5. Analog Speaker Output 4. Bluetooth Transceiver 4.1. Transmitter 4.2. Receiver 4.3. Synthesizer 4.4. Modulator-Demodulator 4.5. Adaptive Frequency Hopping 5. Microcontroller 5.1. Memory 5.2. Clock 6. Power Management Unit 6.1. Device Operation 6.2. Power Supply 6.3. Adapter Input 6.4. Buck1 (BK1) Switching Regulator 6.5. Buck2 (BK2) Switching Regulator 6.6. Low-Droput Regulator 6.7. Battery Charging 6.7.1. Battery Charger Detection 6.8. SAR ADC 6.9. LED Driver 7. Application Information 7.1. Power On/Off Sequence 7.2. Reset 7.3. Programming and Debugging 7.3.1. Test Mode 7.3.2. Flash Memory and SQI Controller 7.3.2.1. SQI Controller 7.3.3. 2-wire Interface 7.3.3.1. Serial Program Clock 7.3.3.2. Serial Program Data 7.3.4. Enabling Programming Interface 7.3.5. On-chip Instrumentation 7.3.5.1. Enabling OCI Functionality 7.3.5.2. Entering Debug Mode 7.3.5.3. Reading the Debug Status 7.3.5.4. Reading the Program Counter 7.3.5.5. Stopping Program Execution (Entering Debug Mode) 7.3.5.6. Starting Program Execution (Exiting Debug Mode) 7.3.5.7. User Single Step Mode 7.3.5.8. OCI Single Step Mode 7.3.5.9. Setting Software Breakpoints 7.3.5.10. Simple and Complex Debug Triggers 7.3.5.11. Reading and Writing Memory/SFR Registers 7.3.5.12. Trace Buffer 7.3.5.13. Instruction Trace 7.4. General Purpose I/O Pins 7.5. I2S Mode Application 7.6. Host MCU Interface 8. Electrical Specifications 8.1. Timing Specifications 9. Package Information 10. Ordering Information 11. Document Revision History The Microchip Website Product Change Notification Service Customer Support Microchip Devices Code Protection Feature Legal Notice Trademarks Quality Management System Worldwide Sales and Service