Datasheet ADAU1372 (Analog Devices) - 2
| Manufacturer | Analog Devices |
| Description | Quad ADC, Dual DAC, Low Latency, Low Power Codec |
| Pages / Page | 92 / 2 — ADAU1372. Data Sheet. TABLE OF CONTENTS |
| File Format / Size | PDF / 1.6 Mb |
| Document Language | English |
ADAU1372. Data Sheet. TABLE OF CONTENTS
Model Line for this Datasheet
Text Version of Document
link to page 1 link to page 1 link to page 1 link to page 1 link to page 3 link to page 4 link to page 4 link to page 7 link to page 8 link to page 8 link to page 9 link to page 9 link to page 10 link to page 13 link to page 13 link to page 13 link to page 14 link to page 17 link to page 24 link to page 25 link to page 25 link to page 25 link to page 25 link to page 26 link to page 26 link to page 27 link to page 28 link to page 28 link to page 29 link to page 29 link to page 30 link to page 30 link to page 30 link to page 30 link to page 31 link to page 31 link to page 31 link to page 34 link to page 34 link to page 35 link to page 35 link to page 35 link to page 35 link to page 36 link to page 36 link to page 37 link to page 39 link to page 39 link to page 39 link to page 39 link to page 39 link to page 40 link to page 41 link to page 43 link to page 43 link to page 44 link to page 44 link to page 44 link to page 44 link to page 45 link to page 46 link to page 46 link to page 47 link to page 47 link to page 48 link to page 48 link to page 49 link to page 49 link to page 50 link to page 50 link to page 51 link to page 51 link to page 53 link to page 53 link to page 54 link to page 56 link to page 56 link to page 57 link to page 58 link to page 59 link to page 60
ADAU1372 Data Sheet TABLE OF CONTENTS
Features .. 1 Push-Button Volume Controls ... 35 Applications ... 1 Mute ... 35 General Description ... 1 Talkthrough Mode ... 35 Functional Block Diagram .. 1 Serial Data Input/Output Ports .. 36 Revision History ... 3 Serial Port Initialization .. 36 Specifications ... 4 Tristating Unused Channels.. 37 Analog Performance Specifications ... 4 Applications Information .. 39 Crystal Amplifier Specifications ... 7 Power Supply Bypass Capacitors .. 39 Digital Input/Output Specifications... 8 Layout .. 39 Power Supply Specifications.. 8 Grounding ... 39 Typical Power Consumption ... 9 Exposed Pad PCB Design ... 39 Digital Filters ... 9 System Block Diagram ... 40 Digital Timing Specifications ... 10 Register Summary: Low Latency Codec ... 41 Absolute Maximum Ratings .. 13 Register Details: Low Latency Codec .. 43 Thermal Resistance .. 13 Clock Control Register .. 43 ESD Caution .. 13 PLL Denominator MSB Register .. 44 Pin Configuration and Function Descriptions ... 14 PLL Denominator LSB Register ... 44 Typical Performance Characteristics ... 17 PLL Numerator MSB Register .. 44 Theory of Operation .. 24 PLL Numerator LSB Register .. 44 System Clocking and Power-Up ... 25 PLL Integer Setting Register ... 45 Initialization .. 25 PLL Lock Flag Register .. 46 Clock Initialization ... 25 CLKOUT Setting Selection Register .. 46 PLL ... 25 Regulator Control Register ... 47 Clock Output ... 26 DAC Input Select Register .. 47 Power Sequencing .. 26 Serial Data Output 0/Serial Data Output 1 Input Select Signal Routing ... 27 Register .. 48 Input Signal Paths ... 28 Serial Data Output 2/Serial Data Output 3 Input Select Register .. 49 Analog Inputs .. 28 Serial Data Output 4/Serial Data Output 5 Input Select Digital Microphone Input ... 29 Register .. 50 Analog-to-Digital Converters ... 29 Serial Data Output 6/Serial Data Output 7 Input Select Output Signal Paths .. 30 Register .. 51 Analog Outputs... 30 ADC_SDATA0/ADC_SDATA1 Channel Select Register ... 53 Digital-to-Analog Converters ... 30 Output ASRC0/Output ASRC1 Source Register .. 53 Asynchronous Sample Rate Converters .. 30 Output ASRC2/Output ASRC3 Source Register .. 54 Control Port ... 31 Input ASRC Channel Select Register ... 56 Burst Mode Communication .. 31 ADC Control 0 Register .. 56 I2C Port .. 31 ADC Control 1 Register .. 57 SPI Port .. 34 ADC Control 2 Register .. 58 Burst Mode Communication .. 34 ADC Control 3 Register .. 59 Multipurpose Pins .. 35 ADC0 Volume Control Register .. 60 Rev. 0 | Page 2 of 92 Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION FUNCTIONAL BLOCK DIAGRAM TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS ANALOG PERFORMANCE SPECIFICATIONS CRYSTAL AMPLIFIER SPECIFICATIONS DIGITAL INPUT/OUTPUT SPECIFICATIONS POWER SUPPLY SPECIFICATIONS TYPICAL POWER CONSUMPTION DIGITAL FILTERS DIGITAL TIMING SPECIFICATIONS Digital Timing Diagrams ABSOLUTE MAXIMUM RATINGS THERMAL RESISTANCE ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS THEORY OF OPERATION SYSTEM CLOCKING AND POWER-UP INITIALIZATION CLOCK INITIALIZATION PLL Bypass Setup PLL Enabled Setup Control Port Access During Initialization PLL Input Clock Divider Integer Mode Fractional Mode CLOCK OUTPUT POWER SEQUENCING Power-Down Considerations SIGNAL ROUTING INPUT SIGNAL PATHS ANALOG INPUTS Signal Polarity Input Impedance Analog Microphone Inputs Analog Line Inputs Precharging Input Capacitors Microphone Bias DIGITAL MICROPHONE INPUT ANALOG-TO-DIGITAL CONVERTERS ADC Full-Scale Level Digital ADC Volume Control High-Pass Filter OUTPUT SIGNAL PATHS ANALOG OUTPUTS Headphone Output Headphone Output Power-Up Sequencing Ground Centered Headphone Configuration Pop and Click Suppression Line Outputs DIGITAL-TO-ANALOG CONVERTERS DAC Full-Scale Level Digital DAC Volume Control ASYNCHRONOUS SAMPLE RATE CONVERTERS CONTROL PORT BURST MODE COMMUNICATION I2C PORT Addressing I2C Read and Write Operations SPI PORT Read/Write Subaddress Data Bytes BURST MODE COMMUNICATION MULTIPURPOSE PINS PUSH-BUTTON VOLUME CONTROLS MUTE TALKTHROUGH MODE SERIAL DATA INPUT/OUTPUT PORTS SERIAL PORT INITIALIZATION TRISTATING UNUSED CHANNELS APPLICATIONS INFORMATION POWER SUPPLY BYPASS CAPACITORS LAYOUT GROUNDING EXPOSED PAD PCB DESIGN SYSTEM BLOCK DIAGRAM REGISTER SUMMARY: LOW LATENCY CODEC CLOCK CONTROL REGISTER PLL DENOMINATOR MSB REGISTER PLL DENOMINATOR LSB REGISTER PLL NUMERATOR MSB REGISTER PLL NUMERATOR LSB REGISTER PLL INTEGER SETTING REGISTER PLL LOCK FLAG REGISTER CLKOUT SETTING SELECTION REGISTER REGULATOR CONTROL REGISTER DAC INPUT SELECT REGISTER SERIAL DATA OUTPUT 0/SERIAL DATA OUTPUT 1 INPUT SELECT REGISTER SERIAL DATA OUTPUT 2/SERIAL DATA OUTPUT 3 INPUT SELECT REGISTER SERIAL DATA OUTPUT 4/SERIAL DATA OUTPUT 5 INPUT SELECT REGISTER SERIAL DATA OUTPUT 6/SERIAL DATA OUTPUT 7 INPUT SELECT REGISTER ADC_SDATA0/ADC_SDATA1 CHANNEL SELECT REGISTER OUTPUT ASRC0/OUTPUT ASRC1 SOURCE REGISTER OUTPUT ASRC2/OUTPUT ASRC3 SOURCE REGISTER INPUT ASRC CHANNEL SELECT REGISTER ADC CONTROL 0 REGISTER ADC CONTROL 1 REGISTER ADC CONTROL 2 REGISTER ADC CONTROL 3 REGISTER ADC0 VOLUME CONTROL REGISTER ADC1 VOLUME CONTROL REGISTER ADC2 VOLUME CONTROL REGISTER ADC3 VOLUME CONTROL REGISTER PGA CONTROL 0 REGISTER PGA CONTROL 1 REGISTER PGA CONTROL 2 REGISTER PGA CONTROL 3 REGISTER PGA SLEW CONTROL REGISTER PGA 10 dB GAIN BOOST REGISTER INPUT AND OUTPUT CAPACITOR CHARGING REGISTER ADC TO DAC TALKTHROUGH BYPASS PATH REGISTER TALKTHROUGH BYPASS GAIN FOR ADC0 REGISTER TALKTHROUGH BYPASS GAIN FOR ADC1 REGISTER MICBIAS CONTROL REGISTER DAC CONTROL 1 REGISTER DAC0 VOLUME CONTROL REGISTER DAC1 VOLUME CONTROL REGISTER HEADPHONE OUTPUT MUTES REGISTER SERIAL PORT CONTROL 0 REGISTER SERIAL PORT CONTROL 1 REGISTER TDM OUTPUT CHANNEL DISABLE REGISTER MP0 FUNCTION SETTING REGISTER MP1 FUNCTION SETTING REGISTER MP4 FUNCTION SETTING REGISTER MP5 FUNCTION SETTING REGISTER MP6 FUNCTION SETTING REGISTER PUSH-BUTTON VOLUME SETTINGS REGISTER PUSH-BUTTON VOLUME CONTROL ASSIGNMENT REGISTER DEBOUNCE MODES REGISTER HEADPHONE LINE OUTPUT SELECT REGISTER DECIMATOR POWER CONTROL REGISTER ASRC INTERPOLATOR AND DAC MODULATOR POWER CONTROL REGISTER ANALOG BIAS CONTROL 0 REGISTER ANALOG BIAS CONTROL 1 REGISTER DIGITAL PIN PULL-UP CONTROL 0 REGISTER DIGITAL PIN PULL-UP CONTROL 1 REGISTER DIGITAL PIN PULL-DOWN CONTROL 2 REGISTER DIGITAL PIN PULL-DOWN CONTROL 3 REGISTER DIGITAL PIN DRIVE STRENGTH CONTROL 4 REGISTER DIGITAL PIN DRIVE STRENGTH CONTROL 5 REGISTER OUTLINE DIMENSIONS ORDERING GUIDE
ADAU1372 Data Sheet TABLE OF CONTENTS
Features .. 1 Push-Button Volume Controls ... 35 Applications ... 1 Mute ... 35 General Description ... 1 Talkthrough Mode ... 35 Functional Block Diagram .. 1 Serial Data Input/Output Ports .. 36 Revision History ... 3 Serial Port Initialization .. 36 Specifications ... 4 Tristating Unused Channels.. 37 Analog Performance Specifications ... 4 Applications Information .. 39 Crystal Amplifier Specifications ... 7 Power Supply Bypass Capacitors .. 39 Digital Input/Output Specifications... 8 Layout .. 39 Power Supply Specifications.. 8 Grounding ... 39 Typical Power Consumption ... 9 Exposed Pad PCB Design ... 39 Digital Filters ... 9 System Block Diagram ... 40 Digital Timing Specifications ... 10 Register Summary: Low Latency Codec ... 41 Absolute Maximum Ratings .. 13 Register Details: Low Latency Codec .. 43 Thermal Resistance .. 13 Clock Control Register .. 43 ESD Caution .. 13 PLL Denominator MSB Register .. 44 Pin Configuration and Function Descriptions ... 14 PLL Denominator LSB Register ... 44 Typical Performance Characteristics ... 17 PLL Numerator MSB Register .. 44 Theory of Operation .. 24 PLL Numerator LSB Register .. 44 System Clocking and Power-Up ... 25 PLL Integer Setting Register ... 45 Initialization .. 25 PLL Lock Flag Register .. 46 Clock Initialization ... 25 CLKOUT Setting Selection Register .. 46 PLL ... 25 Regulator Control Register ... 47 Clock Output ... 26 DAC Input Select Register .. 47 Power Sequencing .. 26 Serial Data Output 0/Serial Data Output 1 Input Select Signal Routing ... 27 Register .. 48 Input Signal Paths ... 28 Serial Data Output 2/Serial Data Output 3 Input Select Register .. 49 Analog Inputs .. 28 Serial Data Output 4/Serial Data Output 5 Input Select Digital Microphone Input ... 29 Register .. 50 Analog-to-Digital Converters ... 29 Serial Data Output 6/Serial Data Output 7 Input Select Output Signal Paths .. 30 Register .. 51 Analog Outputs... 30 ADC_SDATA0/ADC_SDATA1 Channel Select Register ... 53 Digital-to-Analog Converters ... 30 Output ASRC0/Output ASRC1 Source Register .. 53 Asynchronous Sample Rate Converters .. 30 Output ASRC2/Output ASRC3 Source Register .. 54 Control Port ... 31 Input ASRC Channel Select Register ... 56 Burst Mode Communication .. 31 ADC Control 0 Register .. 56 I2C Port .. 31 ADC Control 1 Register .. 57 SPI Port .. 34 ADC Control 2 Register .. 58 Burst Mode Communication .. 34 ADC Control 3 Register .. 59 Multipurpose Pins .. 35 ADC0 Volume Control Register .. 60 Rev. 0 | Page 2 of 92 Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION FUNCTIONAL BLOCK DIAGRAM TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS ANALOG PERFORMANCE SPECIFICATIONS CRYSTAL AMPLIFIER SPECIFICATIONS DIGITAL INPUT/OUTPUT SPECIFICATIONS POWER SUPPLY SPECIFICATIONS TYPICAL POWER CONSUMPTION DIGITAL FILTERS DIGITAL TIMING SPECIFICATIONS Digital Timing Diagrams ABSOLUTE MAXIMUM RATINGS THERMAL RESISTANCE ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS THEORY OF OPERATION SYSTEM CLOCKING AND POWER-UP INITIALIZATION CLOCK INITIALIZATION PLL Bypass Setup PLL Enabled Setup Control Port Access During Initialization PLL Input Clock Divider Integer Mode Fractional Mode CLOCK OUTPUT POWER SEQUENCING Power-Down Considerations SIGNAL ROUTING INPUT SIGNAL PATHS ANALOG INPUTS Signal Polarity Input Impedance Analog Microphone Inputs Analog Line Inputs Precharging Input Capacitors Microphone Bias DIGITAL MICROPHONE INPUT ANALOG-TO-DIGITAL CONVERTERS ADC Full-Scale Level Digital ADC Volume Control High-Pass Filter OUTPUT SIGNAL PATHS ANALOG OUTPUTS Headphone Output Headphone Output Power-Up Sequencing Ground Centered Headphone Configuration Pop and Click Suppression Line Outputs DIGITAL-TO-ANALOG CONVERTERS DAC Full-Scale Level Digital DAC Volume Control ASYNCHRONOUS SAMPLE RATE CONVERTERS CONTROL PORT BURST MODE COMMUNICATION I2C PORT Addressing I2C Read and Write Operations SPI PORT Read/Write Subaddress Data Bytes BURST MODE COMMUNICATION MULTIPURPOSE PINS PUSH-BUTTON VOLUME CONTROLS MUTE TALKTHROUGH MODE SERIAL DATA INPUT/OUTPUT PORTS SERIAL PORT INITIALIZATION TRISTATING UNUSED CHANNELS APPLICATIONS INFORMATION POWER SUPPLY BYPASS CAPACITORS LAYOUT GROUNDING EXPOSED PAD PCB DESIGN SYSTEM BLOCK DIAGRAM REGISTER SUMMARY: LOW LATENCY CODEC CLOCK CONTROL REGISTER PLL DENOMINATOR MSB REGISTER PLL DENOMINATOR LSB REGISTER PLL NUMERATOR MSB REGISTER PLL NUMERATOR LSB REGISTER PLL INTEGER SETTING REGISTER PLL LOCK FLAG REGISTER CLKOUT SETTING SELECTION REGISTER REGULATOR CONTROL REGISTER DAC INPUT SELECT REGISTER SERIAL DATA OUTPUT 0/SERIAL DATA OUTPUT 1 INPUT SELECT REGISTER SERIAL DATA OUTPUT 2/SERIAL DATA OUTPUT 3 INPUT SELECT REGISTER SERIAL DATA OUTPUT 4/SERIAL DATA OUTPUT 5 INPUT SELECT REGISTER SERIAL DATA OUTPUT 6/SERIAL DATA OUTPUT 7 INPUT SELECT REGISTER ADC_SDATA0/ADC_SDATA1 CHANNEL SELECT REGISTER OUTPUT ASRC0/OUTPUT ASRC1 SOURCE REGISTER OUTPUT ASRC2/OUTPUT ASRC3 SOURCE REGISTER INPUT ASRC CHANNEL SELECT REGISTER ADC CONTROL 0 REGISTER ADC CONTROL 1 REGISTER ADC CONTROL 2 REGISTER ADC CONTROL 3 REGISTER ADC0 VOLUME CONTROL REGISTER ADC1 VOLUME CONTROL REGISTER ADC2 VOLUME CONTROL REGISTER ADC3 VOLUME CONTROL REGISTER PGA CONTROL 0 REGISTER PGA CONTROL 1 REGISTER PGA CONTROL 2 REGISTER PGA CONTROL 3 REGISTER PGA SLEW CONTROL REGISTER PGA 10 dB GAIN BOOST REGISTER INPUT AND OUTPUT CAPACITOR CHARGING REGISTER ADC TO DAC TALKTHROUGH BYPASS PATH REGISTER TALKTHROUGH BYPASS GAIN FOR ADC0 REGISTER TALKTHROUGH BYPASS GAIN FOR ADC1 REGISTER MICBIAS CONTROL REGISTER DAC CONTROL 1 REGISTER DAC0 VOLUME CONTROL REGISTER DAC1 VOLUME CONTROL REGISTER HEADPHONE OUTPUT MUTES REGISTER SERIAL PORT CONTROL 0 REGISTER SERIAL PORT CONTROL 1 REGISTER TDM OUTPUT CHANNEL DISABLE REGISTER MP0 FUNCTION SETTING REGISTER MP1 FUNCTION SETTING REGISTER MP4 FUNCTION SETTING REGISTER MP5 FUNCTION SETTING REGISTER MP6 FUNCTION SETTING REGISTER PUSH-BUTTON VOLUME SETTINGS REGISTER PUSH-BUTTON VOLUME CONTROL ASSIGNMENT REGISTER DEBOUNCE MODES REGISTER HEADPHONE LINE OUTPUT SELECT REGISTER DECIMATOR POWER CONTROL REGISTER ASRC INTERPOLATOR AND DAC MODULATOR POWER CONTROL REGISTER ANALOG BIAS CONTROL 0 REGISTER ANALOG BIAS CONTROL 1 REGISTER DIGITAL PIN PULL-UP CONTROL 0 REGISTER DIGITAL PIN PULL-UP CONTROL 1 REGISTER DIGITAL PIN PULL-DOWN CONTROL 2 REGISTER DIGITAL PIN PULL-DOWN CONTROL 3 REGISTER DIGITAL PIN DRIVE STRENGTH CONTROL 4 REGISTER DIGITAL PIN DRIVE STRENGTH CONTROL 5 REGISTER OUTLINE DIMENSIONS ORDERING GUIDE
