Datasheet AD7416, AD7417, AD7418 (Analog Devices) - 10

ManufacturerAnalog Devices
Description10-Bit Digital Temperature Sensor (AD7416) and 4-/1-Channel ADCs
Pages / Page23 / 10 — AD7416/AD7417/AD7418. Data Sheet. TERMINOLOGY Relative Accuracy. Gain …
RevisionJ
File Format / SizePDF / 495 Kb
Document LanguageEnglish

AD7416/AD7417/AD7418. Data Sheet. TERMINOLOGY Relative Accuracy. Gain Error Match. Track-and-Hold Acquisition Time

AD7416/AD7417/AD7418 Data Sheet TERMINOLOGY Relative Accuracy Gain Error Match Track-and-Hold Acquisition Time

Model Line for this Datasheet

Text Version of Document

AD7416/AD7417/AD7418 Data Sheet TERMINOLOGY Relative Accuracy Gain Error Match
Relative accuracy or endpoint nonlinearity is the maximum This is the difference in gain error between any two channels. deviation from a straight line passing through the endpoints of
Track-and-Hold Acquisition Time
the ADC transfer function. Track-and-hold acquisition time is the time required for the
Differential Nonlinearity
output of the track-and-hold amplifier to reach its final value, This is the difference between the measured and the ideal 1 LSB within ±½ LSB, after the end of conversion (the point at which change between any two adjacent codes in the ADC. the track-and-hold returns to track mode). It also applies to situations where a change in the selected input channel takes
Offset Error
place or where there is a step input change on the input voltage This is the deviation of the first code transition (0000…000) to applied to the selected AIN input of the AD7417 or AD7418. It (0000…001) from the ideal, that is, GND + 1 LSB. means that the user must wait for the duration of the track-and-
Offset Error Match
hold acquisition time after the end of conversion, or after a This is the difference in offset error between any two channels. channel change or step input change to AIN before starting
Gain Error
another conversion, to ensure that the part operates to This is the deviation of the last code transition (1111…110) to specification. (1111…111) from the ideal, that is, VREF − 1 LSB, after the offset error has been adjusted out. Rev. J | Page 10 of 23 Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION FUNCTIONAL BLOCK DIAGRAMS TABLE OF CONTENTS REVISION HISTORY PRODUCT HIGHLIGHTS SPECIFICATIONS AD7417/AD7418 SPECIFICATIONS AD7416 SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS ESD CAUTION PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS TERMINOLOGY THEORY OF OPERATION CIRCUIT INFORMATION CONVERTER DETAILS TYPICAL CONNECTION DIAGRAM ANALOG INPUTS ON-CHIP REFERENCE TEMPERATURE MEASUREMENT INTERNAL REGISTER STRUCTURE Address Pointer Register Temperature Value Register (Address 0x00) Configuration Register (Address 0x01) THYST Setpoint Register (Address 0x02) TOTI Setpoint Register (Address 0x03) ADC Value Register (Address 0x04) ADC Transfer Function Config2 Register (Address 0x05) SERIAL BUS INTERFACE Serial Bus Address Writing to the AD7416/AD7417/AD7418 Reading Data From the AD7416/AD7417/AD7418 OTI OUTPUT FAULT QUEUE POWER-ON DEFAULTS OPERATING MODES Mode 1 Mode 2 CONVSTB START MODE CONVSTB Pin Mode APPLICATIONS INFORMATION SUPPLY DECOUPLING POWER-ON RESET MOUNTING THE AD7416/AD7417/AD7418 FAN CONTROLLER THERMOSTAT SYSTEM WITH MULTIPLE AD7416 DEVICES OUTLINE DIMENSIONS ORDERING GUIDE