Datasheet VSC7436 (Microchip) - 10
| Manufacturer | Microchip |
| Description | 10-Port Carrier Ethernet Switch with ViSAA , VeriTime , and Integrated Gigabit Ethernet PHYs Microsemi Headquarters |
| Pages / Page | 548 / 10 — Figures |
| File Format / Size | PDF / 7.9 Mb |
| Document Language | English |
Figures
Model Line for this Datasheet
Text Version of Document
link to page 26 link to page 28 link to page 29 link to page 30 link to page 30 link to page 31 link to page 32 link to page 33 link to page 34 link to page 36 link to page 41 link to page 42 link to page 45 link to page 46 link to page 51 link to page 52 link to page 58 link to page 60 link to page 61 link to page 63 link to page 63 link to page 64 link to page 66 link to page 67 link to page 67 link to page 68 link to page 83 link to page 87 link to page 90 link to page 99 link to page 137 link to page 139 link to page 140 link to page 141 link to page 143 link to page 154 link to page 159 link to page 168 link to page 174 link to page 175 link to page 176 link to page 177 link to page 177 link to page 180 link to page 182 link to page 184 link to page 209 link to page 217 link to page 219 link to page 226 link to page 227 link to page 229 link to page 230 link to page 232
Figures
Figure 1 Converged Access and Aggregation Network Application . 6 Figure 2 Wireless Backhaul Application . 8 Figure 3 E-Access NID Application . 9 Figure 4 S-Tagged NID Application for Multi-Operator Access . 10 Figure 5 Virtual NID Application for Multi-Operator Access . 10 Figure 6 NID Internal View . 11 Figure 7 Carrier Ethernet Switch with MPLS-TP Application . 12 Figure 8 4G/LTE Small Cell Application . 13 Figure 9 RTL Block Diagram . 14 Figure 10 Block Diagram . 16 Figure 11 Default Scheduler-Shaper Configuration . 21 Figure 12 Hierarchical Scheduler-Shaper Configuration . 22 Figure 13 Frame with Internal Frame Header . 25 Figure 14 Internal Frame Header . 26 Figure 15 Frame With VStaX Header . 31 Figure 16 VStaX Header Layout . 32 Figure 17 10G Muxing . 38 Figure 18 Register Space Layout . 40 Figure 19 Cat5 Media Interface . 41 Figure 20 Low Power Idle Operation . 43 Figure 21 Wake-On-LAN Functionality . 43 Figure 22 Inline Powered Ethernet Switch . 44 Figure 23 ActiPHY State Diagram . 46 Figure 24 Far-End Loopback Diagram . 47 Figure 25 Near-End Loopback Diagram . 47 Figure 26 Connector Loopback Diagram . 48 Figure 27 Frame Injection Formats . 63 Figure 28 VCAP Cache Layout Example . 67 Figure 29 VCAP Cache Type-Group Example . 70 Figure 30 Processing Flow . 79 Figure 31 VLAN Acceptance Filter . 117 Figure 32 Basic QoS Classification Flow Chart . 119 Figure 33 Basic DP Classification Flow Chart . 120 Figure 34 Basic DSCP Classification Flow Chart . 121 Figure 35 Basic VLAN Classification Flow Chart . 123 Figure 36 MPLS OAM Detection . 134 Figure 37 Example of QoS Mappings . 139 Figure 38 VLAN Table Update Engine (TUPE) . 148 Figure 39 Router Model . 154 Figure 40 Unicast Routing Table Overview . 155 Figure 41 Multicast Routing Table Overview . 156 Figure 42 Ingress Router Leg Lookup Flow . 157 Figure 43 Ingress Router Leg MAC Address Matching for Unicast Packets . 157 Figure 44 IP Unicast Routing Example . 160 Figure 45 ARP Pointer Remapping . 162 Figure 46 IP Multicast Routing Example . 164 Figure 47 MAC Table Organization . 189 Figure 48 DMAC Lookup . 197 Figure 49 Source Check . 199 Figure 50 PGID Layout . 206 Figure 51 PGID Lookup Decision Forwarding . 207 Figure 52 GLAG Port of Exit Calculation . 209 Figure 53 Port Mask Operation . 210 Figure 54 Policer Hierarchy . 212 VMDS-10449 VSC7436 Datasheet Revision 4.4 vii Document Outline 1 Revision History 1.1 Revision 4.4 1.2 Revision 4.3 1.3 Revision 4.2 1.4 Revision 4.1 1.5 Revision 4.0 1.6 Revision 2.0 2 Product Overview 2.1 General Features 2.1.1 Layer 2 and Layer 3 Forwarding 2.1.2 Carrier Ethernet Support 2.1.3 Timing and Synchronization 2.1.4 Quality of Service 2.1.5 Security 2.1.6 Management 2.1.7 Product Parameters 2.2 Applications 2.2.1 Wireless Backhaul 2.2.2 Network Interface Device (NID) 2.2.3 Carrier Ethernet Switch with MPLS-TP 2.2.4 Small Cell Application 3 Functional Descriptions 3.1 Register Notations 3.2 Functional Overview 3.2.1 Frame Arrival in Ports and Port Modules 3.2.2 Basic Classification 3.2.3 Virtualized Service Aware Architecture (ViSAA™) 3.2.4 Security and Control Protocol Classification 3.2.5 Policing 3.2.6 Layer 2 Forwarding 3.2.7 Layer 3 Forwarding 3.2.8 Shared Queue System and Hierarchical Scheduler 3.2.9 Rewriter and Frame Departure 3.2.10 CPU Port Module 3.2.11 Synchronous Ethernet and Precision Time Protocol (PTP) 3.2.12 Ethernet and MPLS OAM 3.2.13 CPU Subsystem 3.3 Frame Headers 3.3.1 Internal Frame Header Placement 3.3.2 Internal Frame Header Layout 3.3.3 VStaX Header 3.4 Port Numbering and Mappings 3.4.1 Supported SerDes Interfaces 3.4.2 Dual-Media Mode 3.4.3 10G Modes 3.4.4 Logical Port Numbers 3.5 SERDES1G 3.6 SERDES6G 3.7 SERDES10G 3.8 Copper Transceivers 3.8.1 Register Access 3.8.2 Cat5 Twisted Pair Media Interface 3.8.3 Wake-On-LAN and SecureOn 3.8.4 Ethernet Inline Powered Devices 3.8.5 IEEE 802.3af PoE Support 3.8.6 ActiPHY™ Power Management 3.8.7 Testing Features 3.8.8 VeriPHY™ Cable Diagnostics 3.9 DEV1G and DEV2G5 Port Modules 3.9.1 MAC 3.9.2 Half-Duplex Mode 3.9.3 Physical Coding Sublayer (PCS) 3.9.4 Port Statistics 3.10 DEV10G Port Module 3.10.1 MAC 3.10.2 Physical Coding Sublayer (PCS) 3.10.3 Port Statistics 3.11 Assembler 3.11.1 Setting Up a Port in the Assembler 3.11.2 Setting Up a Port for Frame Injection 3.11.3 Setting Up MAC Control Sublayer PAUSE Frame Detection 3.11.4 Setting Up PFC 3.11.5 Setting Up Assembler Port Statistics 3.11.6 Setting Up the Loopback Path 3.12 Versatile Content-Aware Processor (VCAP) 3.12.1 Configuring VCAP 3.12.2 Wide VCAP Entries and Actions 3.12.3 Individual VCAPs 3.12.4 VCAP Programming Examples 3.13 Pipeline Points 3.13.1 Pipeline Definitions 3.14 Analyzer 3.14.1 Initializing the Analyzer 3.15 VCAP CLM Keys and Actions 3.15.1 Keys Overview 3.15.2 VCAP CLM X1 Key Details 3.15.3 VCAP CLM X2 Key Details 3.15.4 VCAP CLM X4 Key Details 3.15.5 VCAP CLM X8 Key Details 3.15.6 VCAP CLM X16 Key Details 3.15.7 VCAP CLM Actions 3.16 Analyzer Classifier 3.16.1 Basic Classifier 3.16.2 VCAP CLM Processing 3.16.3 QoS Mapping Table 3.16.4 Ingress Protection Table (IPT) 3.16.5 Layer 2 Control Protocol Processing 3.16.6 Y.1731 Ethernet MIP 3.16.7 Analyzer Classifier Diagnostics 3.17 VLAN and MSTP 3.17.1 Private VLAN 3.17.2 VLAN Pseudo Code 3.18 VCAP LPM: Keys and Action 3.18.1 VCAP LPM SGL_IP4 Key Details 3.18.2 VCAP LPM DBL_IP4 Key Details 3.18.3 VCAP LPM SGL_IP6 Key Details 3.18.4 VCAP LPM DBL_IP6 Key Details 3.18.5 VCAP LPM Actions 3.19 IP Processing 3.19.1 IP Source/Destination Guard 3.19.2 IP Routing 3.19.3 Statistics 3.19.4 IGMP/MLD Snooping Switch 3.20 VCAP IS2 Keys and Actions 3.20.1 VCAP IS2 Keys 3.20.2 VCAP IS2 Actions 3.21 Analyzer Access Control Lists 3.21.1 VCAP IS2 3.21.2 Analyzer Access Control List Frame Rewriting 3.22 Analyzer Layer 2 Forwarding and Learning 3.22.1 Analyzer MAC Table 3.22.2 MAC Table Updates 3.22.3 CPU Access to MAC Table 3.22.4 SCAN Command 3.22.5 Forwarding Lookups 3.22.6 Source Check and Automated Learning 3.22.7 Automated Aging (AUTOAGE) 3.22.8 Service Handling 3.22.9 Interrupt Handling 3.23 Analyzer Access Control Forwarding, Policing, and Statistics 3.23.1 Mask Handling 3.23.2 Policing 3.23.3 Analyzer Statistics 3.23.4 Analyzer sFlow Sampling 3.23.5 Mirroring 3.24 Versatile OAM Processor (VOP) 3.24.1 VOP Blocks 3.24.2 Versatile OAM Endpoint (VOE) Functions 3.24.3 Supported OAM PDUs 3.24.4 VOE Locations 3.25 VOP Common Functions 3.25.1 Accessing the VOP 3.25.2 VOE Hierarchy 3.25.3 VOE Frame Injection and Extraction 3.25.4 Loss Measurement (LM) Counters 3.25.5 Port Count-All Rx/Tx Counters 3.25.6 Basic VOP Configuration 3.25.7 Loss of Continuity Controller 3.25.8 Hit-Me-Once Controller 3.25.9 Interrupt Controller 3.25.10 Ethernet Configuration 3.25.11 MPLS-TP Configuration 3.26 VOE: Ethernet OAM 3.26.1 Ethernet VOE Functions 3.26.2 Continuity Check Messages (CCM) 3.26.3 VOE LOCC Configuration 3.26.4 Test Frames (TST) 3.26.5 Loopback Frames (LBM/LBR) 3.26.6 Frame Loss Measurement, Single-Ended 3.26.7 Frame Loss Measurement, Dual-Ended 3.26.8 Synthetic Loss Measurement 3.26.9 Synthetic Loss Measurement, Single-Ended 3.26.10 Synthetic Loss Measurement, Dual-Ended 3.26.11 Delay Measurement 3.26.12 Single-Ended Delay Measurement (SE-DM: DMM/DMR) 3.26.13 Dual-Ended Delay Measurement (DE-DM: 1DM) 3.26.14 Generic/Unknown Opcodes 3.26.15 Link Trace 3.26.16 Non-OAM Sequence Numbering 3.26.17 Service Activation Test (SAT) 3.26.18 G.8113.1 Specific Functions 3.27 VOE: MPLS-TP OAM 3.27.1 MPLS-TP VOE Functions 3.27.2 Bidirectional Forwarding Detection (BFD) Implementation 3.27.3 BFD Functional Overview 3.27.4 BFD Configuration 3.27.5 BFD Frame Reception 3.27.6 BFD Frame Transmission 3.27.7 BFD VOE Functions 3.27.8 BFD Statistics 3.28 Shared Queue System and Hierarchical Scheduler 3.28.1 Analyzer Result 3.28.2 Buffer Control 3.28.3 Forwarding 3.28.4 Congestion Control 3.28.5 Queue Mapping 3.28.6 Queue Congestion Control 3.28.7 Scheduling 3.28.8 Queue System Initialization 3.28.9 Miscellaneous Features 3.29 Automatic Frame Injector 3.29.1 Injection Tables 3.29.2 Frame Table 3.29.3 Delay Triggered Injection 3.29.4 Timer Triggered Injection 3.29.5 Injection Queues 3.29.6 Adding Injection Frame 3.29.7 Starting Injection 3.29.8 Stopping Injection 3.29.9 Removing Injection Frames 3.29.10 Port Parameters 3.30 Rewriter 3.30.1 Rewriter Operation 3.30.2 Supported Ports 3.30.3 Supported Frame Formats 3.30.4 Rewriter Initialization 3.30.5 VCAP_ES0 Lookup 3.30.6 Mapping Tables 3.30.7 VLAN Editing 3.30.8 DSCP Remarking 3.30.9 VStaX Header Insertion 3.30.10 Forwarding to GCPU 3.30.11 Layer 3 Routing 3.30.12 OAM Frame Handling 3.30.13 Mirror Frames 3.30.14 MPLS Editing 3.30.15 Internal Frame Header Insertion 3.30.16 Frame Injection from Internal CPU 3.31 Disassembler 3.31.1 Setting Up Ports 3.31.2 Maintaining the Cell Buffer 3.31.3 Setting Up MAC Control Sublayer PAUSE Function 3.31.4 Setting up Flow Control in Half-Duplex Mode 3.31.5 Setting Up Frame Aging 3.31.6 Setting Up Transmit Data Rate Limiting 3.31.7 Error Detection 3.32 Layer 1 Timing 3.33 Hardware Time Stamping 3.33.1 One-Step Functions 3.33.2 Calculation Overview 3.33.3 Detecting Calculation Issues 3.33.4 Two-Step Functions 3.33.5 Time of Day Time Stamping 3.33.6 Time of Day Generation 3.33.7 Multiple PTP Time Domains 3.33.8 Register Interface to 1588 Functions 3.33.9 Configuring I/O Delays 3.34 VRAP Engine 3.34.1 VRAP Request Frame Format 3.34.2 VRAP Response Frame Format 3.34.3 VRAP Header Format 3.34.4 VRAP READ Command 3.34.5 VRAP READ-MODIFY-WRITE Command 3.34.6 VRAP IDLE Command 3.34.7 VRAP PAUSE Command 3.35 Energy Efficient Ethernet 3.36 CPU Injection and Extraction 3.36.1 Frame Injection 3.36.2 Frame Extraction 3.36.3 Forwarding to CPU 3.36.4 Automatic Frame Injection (AFI) 3.37 Priori ty-Based Flow Control (PFC) 3.37.1 PFC Pause Frame Generation 3.37.2 PFC Frame Reception 3.38 Protection Switching 3.38.1 Ethernet Ring Protection Switching 3.38.2 Linear Protection Switching for E-Line Services 3.38.3 Link Aggregation 3.38.4 Port Protection Switching 3.39 Clocking and Reset 3.39.1 Pin Strapping 4 VCore-III System and CPU Interfaces 4.1 VCore-III Configurations 4.2 Clocking and Reset 4.2.1 Watchdog Timer 4.3 Shared Bus 4.3.1 VCore-III Shared Bus Arbitration 4.3.2 Chip Register Region 4.3.3 SI Flash Region 4.3.4 DDR3/DDR3L Region 4.3.5 PCIe Region 4.4 VCore-III CPU 4.4.1 Little Endian and Big Endian Support 4.4.2 Software Debug and Development 4.5 External CPU Support 4.5.1 Register Access and Multimaster Systems 4.5.2 Serial Interface in Slave Mode 4.5.3 MIIM Interface in Slave Mode 4.5.4 Access to the VCore Shared Bus 4.5.5 Mailbox and Semaphores 4.6 PCIe Endpoint Controller 4.6.1 Accessing Endpoint Registers 4.6.2 Enabling the Endpoint 4.6.3 Base Address Registers Inbound Requests 4.6.4 Outbound Interrupts 4.6.5 Outbound Access 4.6.6 Power Management 4.6.7 Device Reset Using PCIe 4.7 Frame DMA 4.7.1 DMA Control Block Structures 4.7.2 Enabling and Disabling FDMA Channels 4.7.3 Channel Counters 4.7.4 FDMA Events and Interrupts 4.7.5 FDMA Extraction 4.7.6 FDMA Injection 4.7.7 Manual Mode 4.8 VCore-III System Peripherals 4.8.1 SI Boot Controller 4.8.2 SI Master Controller 4.8.3 DDR3/DDR3L Memory Controller 4.8.4 Timers 4.8.5 UARTs 4.8.6 Two-Wire Serial Interface 4.8.7 MII Management Controller 4.8.8 GPIO Controller 4.8.9 Serial GPIO Controller 4.8.10 Fan Controller 4.8.11 Temperature Sensor 4.8.12 Memory Integrity Monitor 4.8.13 Interrupt Controller 5 Registers 6 Electrical Specifications 6.1 DC Characteristics 6.1.1 Reference Clock 6.1.2 PLL Clock Output 6.1.3 DDR3/DDR3L SDRAM Interface 6.1.4 SERDES1G 6.1.5 SERDES6G 6.1.6 SERDES10G 6.1.7 GPIO, SI, JTAG, and Miscellaneous Signals 6.1.8 Thermal Diode 6.2 AC Characteristics 6.2.1 Reference Clock 6.2.2 PLL Clock Outputs 6.2.3 SERDES1G 6.2.4 SERDES6G 6.2.5 SERDES10G 6.2.6 Reset Timing 6.2.7 MII Management 6.2.8 Serial Interface (SI) Boot Master Mode 6.2.9 Serial Interface (SI) Master Mode 6.2.10 Serial Interface (SI) for Slave Mode 6.2.11 DDR SDRAM Interface 6.2.12 JTAG Interface 6.2.13 Serial Inputs/Outputs 6.2.14 Recovered Clock Outputs 6.2.15 Two-Wire Serial Interface 6.2.16 IEEE 1588 Time Tick Outputs 6.3 Current and Power Consumption 6.3.1 Current Consumption 6.3.2 Power Consumption 6.3.3 Power Supply Sequencing 6.4 Operating Conditions 6.5 Stress Ratings 7 Pin Descriptions 7.1 Pin Diagram 7.2 Pins by Function 7.2.1 DDR SDRAM Interface 7.2.2 General-Purpose Inputs and Outputs 7.2.3 JTAG Interface 7.2.4 MII Management Interface 7.2.5 Miscellaneous 7.2.6 PCI Express Interface 7.2.7 Power Supplies and Ground 7.2.8 SERDES1G 7.2.9 SERDES6G 7.2.10 SERDES10G 7.2.11 Serial CPU Interface 7.2.12 System Clock Interface 7.2.13 Twisted Pair Interface 7.3 Pins by Number 7.4 Pins by Name 8 Package Information 8.1 Package Drawing 8.2 Thermal Specifications 8.3 Moisture Sensitivity 9 Design Guidelines 9.1 Power Supplies 9.2 Power Supply Decoupling 9.2.1 Reference Clock 9.2.2 Single-Ended REFCLK Input 9.3 Interfaces 9.3.1 General Recommendations 9.3.2 SerDes Interfaces (SGMII, 2.5G, 10G) 9.3.3 Serial Interface 9.3.4 PCI Express Interface 9.3.5 Two-Wire Serial Interface 9.3.6 DDR3 SDRAM Interface 9.3.7 Thermal Diode External Connection 10 Design Considerations 11 Ordering Information
Figures
Figure 1 Converged Access and Aggregation Network Application . 6 Figure 2 Wireless Backhaul Application . 8 Figure 3 E-Access NID Application . 9 Figure 4 S-Tagged NID Application for Multi-Operator Access . 10 Figure 5 Virtual NID Application for Multi-Operator Access . 10 Figure 6 NID Internal View . 11 Figure 7 Carrier Ethernet Switch with MPLS-TP Application . 12 Figure 8 4G/LTE Small Cell Application . 13 Figure 9 RTL Block Diagram . 14 Figure 10 Block Diagram . 16 Figure 11 Default Scheduler-Shaper Configuration . 21 Figure 12 Hierarchical Scheduler-Shaper Configuration . 22 Figure 13 Frame with Internal Frame Header . 25 Figure 14 Internal Frame Header . 26 Figure 15 Frame With VStaX Header . 31 Figure 16 VStaX Header Layout . 32 Figure 17 10G Muxing . 38 Figure 18 Register Space Layout . 40 Figure 19 Cat5 Media Interface . 41 Figure 20 Low Power Idle Operation . 43 Figure 21 Wake-On-LAN Functionality . 43 Figure 22 Inline Powered Ethernet Switch . 44 Figure 23 ActiPHY State Diagram . 46 Figure 24 Far-End Loopback Diagram . 47 Figure 25 Near-End Loopback Diagram . 47 Figure 26 Connector Loopback Diagram . 48 Figure 27 Frame Injection Formats . 63 Figure 28 VCAP Cache Layout Example . 67 Figure 29 VCAP Cache Type-Group Example . 70 Figure 30 Processing Flow . 79 Figure 31 VLAN Acceptance Filter . 117 Figure 32 Basic QoS Classification Flow Chart . 119 Figure 33 Basic DP Classification Flow Chart . 120 Figure 34 Basic DSCP Classification Flow Chart . 121 Figure 35 Basic VLAN Classification Flow Chart . 123 Figure 36 MPLS OAM Detection . 134 Figure 37 Example of QoS Mappings . 139 Figure 38 VLAN Table Update Engine (TUPE) . 148 Figure 39 Router Model . 154 Figure 40 Unicast Routing Table Overview . 155 Figure 41 Multicast Routing Table Overview . 156 Figure 42 Ingress Router Leg Lookup Flow . 157 Figure 43 Ingress Router Leg MAC Address Matching for Unicast Packets . 157 Figure 44 IP Unicast Routing Example . 160 Figure 45 ARP Pointer Remapping . 162 Figure 46 IP Multicast Routing Example . 164 Figure 47 MAC Table Organization . 189 Figure 48 DMAC Lookup . 197 Figure 49 Source Check . 199 Figure 50 PGID Layout . 206 Figure 51 PGID Lookup Decision Forwarding . 207 Figure 52 GLAG Port of Exit Calculation . 209 Figure 53 Port Mask Operation . 210 Figure 54 Policer Hierarchy . 212 VMDS-10449 VSC7436 Datasheet Revision 4.4 vii Document Outline 1 Revision History 1.1 Revision 4.4 1.2 Revision 4.3 1.3 Revision 4.2 1.4 Revision 4.1 1.5 Revision 4.0 1.6 Revision 2.0 2 Product Overview 2.1 General Features 2.1.1 Layer 2 and Layer 3 Forwarding 2.1.2 Carrier Ethernet Support 2.1.3 Timing and Synchronization 2.1.4 Quality of Service 2.1.5 Security 2.1.6 Management 2.1.7 Product Parameters 2.2 Applications 2.2.1 Wireless Backhaul 2.2.2 Network Interface Device (NID) 2.2.3 Carrier Ethernet Switch with MPLS-TP 2.2.4 Small Cell Application 3 Functional Descriptions 3.1 Register Notations 3.2 Functional Overview 3.2.1 Frame Arrival in Ports and Port Modules 3.2.2 Basic Classification 3.2.3 Virtualized Service Aware Architecture (ViSAA™) 3.2.4 Security and Control Protocol Classification 3.2.5 Policing 3.2.6 Layer 2 Forwarding 3.2.7 Layer 3 Forwarding 3.2.8 Shared Queue System and Hierarchical Scheduler 3.2.9 Rewriter and Frame Departure 3.2.10 CPU Port Module 3.2.11 Synchronous Ethernet and Precision Time Protocol (PTP) 3.2.12 Ethernet and MPLS OAM 3.2.13 CPU Subsystem 3.3 Frame Headers 3.3.1 Internal Frame Header Placement 3.3.2 Internal Frame Header Layout 3.3.3 VStaX Header 3.4 Port Numbering and Mappings 3.4.1 Supported SerDes Interfaces 3.4.2 Dual-Media Mode 3.4.3 10G Modes 3.4.4 Logical Port Numbers 3.5 SERDES1G 3.6 SERDES6G 3.7 SERDES10G 3.8 Copper Transceivers 3.8.1 Register Access 3.8.2 Cat5 Twisted Pair Media Interface 3.8.3 Wake-On-LAN and SecureOn 3.8.4 Ethernet Inline Powered Devices 3.8.5 IEEE 802.3af PoE Support 3.8.6 ActiPHY™ Power Management 3.8.7 Testing Features 3.8.8 VeriPHY™ Cable Diagnostics 3.9 DEV1G and DEV2G5 Port Modules 3.9.1 MAC 3.9.2 Half-Duplex Mode 3.9.3 Physical Coding Sublayer (PCS) 3.9.4 Port Statistics 3.10 DEV10G Port Module 3.10.1 MAC 3.10.2 Physical Coding Sublayer (PCS) 3.10.3 Port Statistics 3.11 Assembler 3.11.1 Setting Up a Port in the Assembler 3.11.2 Setting Up a Port for Frame Injection 3.11.3 Setting Up MAC Control Sublayer PAUSE Frame Detection 3.11.4 Setting Up PFC 3.11.5 Setting Up Assembler Port Statistics 3.11.6 Setting Up the Loopback Path 3.12 Versatile Content-Aware Processor (VCAP) 3.12.1 Configuring VCAP 3.12.2 Wide VCAP Entries and Actions 3.12.3 Individual VCAPs 3.12.4 VCAP Programming Examples 3.13 Pipeline Points 3.13.1 Pipeline Definitions 3.14 Analyzer 3.14.1 Initializing the Analyzer 3.15 VCAP CLM Keys and Actions 3.15.1 Keys Overview 3.15.2 VCAP CLM X1 Key Details 3.15.3 VCAP CLM X2 Key Details 3.15.4 VCAP CLM X4 Key Details 3.15.5 VCAP CLM X8 Key Details 3.15.6 VCAP CLM X16 Key Details 3.15.7 VCAP CLM Actions 3.16 Analyzer Classifier 3.16.1 Basic Classifier 3.16.2 VCAP CLM Processing 3.16.3 QoS Mapping Table 3.16.4 Ingress Protection Table (IPT) 3.16.5 Layer 2 Control Protocol Processing 3.16.6 Y.1731 Ethernet MIP 3.16.7 Analyzer Classifier Diagnostics 3.17 VLAN and MSTP 3.17.1 Private VLAN 3.17.2 VLAN Pseudo Code 3.18 VCAP LPM: Keys and Action 3.18.1 VCAP LPM SGL_IP4 Key Details 3.18.2 VCAP LPM DBL_IP4 Key Details 3.18.3 VCAP LPM SGL_IP6 Key Details 3.18.4 VCAP LPM DBL_IP6 Key Details 3.18.5 VCAP LPM Actions 3.19 IP Processing 3.19.1 IP Source/Destination Guard 3.19.2 IP Routing 3.19.3 Statistics 3.19.4 IGMP/MLD Snooping Switch 3.20 VCAP IS2 Keys and Actions 3.20.1 VCAP IS2 Keys 3.20.2 VCAP IS2 Actions 3.21 Analyzer Access Control Lists 3.21.1 VCAP IS2 3.21.2 Analyzer Access Control List Frame Rewriting 3.22 Analyzer Layer 2 Forwarding and Learning 3.22.1 Analyzer MAC Table 3.22.2 MAC Table Updates 3.22.3 CPU Access to MAC Table 3.22.4 SCAN Command 3.22.5 Forwarding Lookups 3.22.6 Source Check and Automated Learning 3.22.7 Automated Aging (AUTOAGE) 3.22.8 Service Handling 3.22.9 Interrupt Handling 3.23 Analyzer Access Control Forwarding, Policing, and Statistics 3.23.1 Mask Handling 3.23.2 Policing 3.23.3 Analyzer Statistics 3.23.4 Analyzer sFlow Sampling 3.23.5 Mirroring 3.24 Versatile OAM Processor (VOP) 3.24.1 VOP Blocks 3.24.2 Versatile OAM Endpoint (VOE) Functions 3.24.3 Supported OAM PDUs 3.24.4 VOE Locations 3.25 VOP Common Functions 3.25.1 Accessing the VOP 3.25.2 VOE Hierarchy 3.25.3 VOE Frame Injection and Extraction 3.25.4 Loss Measurement (LM) Counters 3.25.5 Port Count-All Rx/Tx Counters 3.25.6 Basic VOP Configuration 3.25.7 Loss of Continuity Controller 3.25.8 Hit-Me-Once Controller 3.25.9 Interrupt Controller 3.25.10 Ethernet Configuration 3.25.11 MPLS-TP Configuration 3.26 VOE: Ethernet OAM 3.26.1 Ethernet VOE Functions 3.26.2 Continuity Check Messages (CCM) 3.26.3 VOE LOCC Configuration 3.26.4 Test Frames (TST) 3.26.5 Loopback Frames (LBM/LBR) 3.26.6 Frame Loss Measurement, Single-Ended 3.26.7 Frame Loss Measurement, Dual-Ended 3.26.8 Synthetic Loss Measurement 3.26.9 Synthetic Loss Measurement, Single-Ended 3.26.10 Synthetic Loss Measurement, Dual-Ended 3.26.11 Delay Measurement 3.26.12 Single-Ended Delay Measurement (SE-DM: DMM/DMR) 3.26.13 Dual-Ended Delay Measurement (DE-DM: 1DM) 3.26.14 Generic/Unknown Opcodes 3.26.15 Link Trace 3.26.16 Non-OAM Sequence Numbering 3.26.17 Service Activation Test (SAT) 3.26.18 G.8113.1 Specific Functions 3.27 VOE: MPLS-TP OAM 3.27.1 MPLS-TP VOE Functions 3.27.2 Bidirectional Forwarding Detection (BFD) Implementation 3.27.3 BFD Functional Overview 3.27.4 BFD Configuration 3.27.5 BFD Frame Reception 3.27.6 BFD Frame Transmission 3.27.7 BFD VOE Functions 3.27.8 BFD Statistics 3.28 Shared Queue System and Hierarchical Scheduler 3.28.1 Analyzer Result 3.28.2 Buffer Control 3.28.3 Forwarding 3.28.4 Congestion Control 3.28.5 Queue Mapping 3.28.6 Queue Congestion Control 3.28.7 Scheduling 3.28.8 Queue System Initialization 3.28.9 Miscellaneous Features 3.29 Automatic Frame Injector 3.29.1 Injection Tables 3.29.2 Frame Table 3.29.3 Delay Triggered Injection 3.29.4 Timer Triggered Injection 3.29.5 Injection Queues 3.29.6 Adding Injection Frame 3.29.7 Starting Injection 3.29.8 Stopping Injection 3.29.9 Removing Injection Frames 3.29.10 Port Parameters 3.30 Rewriter 3.30.1 Rewriter Operation 3.30.2 Supported Ports 3.30.3 Supported Frame Formats 3.30.4 Rewriter Initialization 3.30.5 VCAP_ES0 Lookup 3.30.6 Mapping Tables 3.30.7 VLAN Editing 3.30.8 DSCP Remarking 3.30.9 VStaX Header Insertion 3.30.10 Forwarding to GCPU 3.30.11 Layer 3 Routing 3.30.12 OAM Frame Handling 3.30.13 Mirror Frames 3.30.14 MPLS Editing 3.30.15 Internal Frame Header Insertion 3.30.16 Frame Injection from Internal CPU 3.31 Disassembler 3.31.1 Setting Up Ports 3.31.2 Maintaining the Cell Buffer 3.31.3 Setting Up MAC Control Sublayer PAUSE Function 3.31.4 Setting up Flow Control in Half-Duplex Mode 3.31.5 Setting Up Frame Aging 3.31.6 Setting Up Transmit Data Rate Limiting 3.31.7 Error Detection 3.32 Layer 1 Timing 3.33 Hardware Time Stamping 3.33.1 One-Step Functions 3.33.2 Calculation Overview 3.33.3 Detecting Calculation Issues 3.33.4 Two-Step Functions 3.33.5 Time of Day Time Stamping 3.33.6 Time of Day Generation 3.33.7 Multiple PTP Time Domains 3.33.8 Register Interface to 1588 Functions 3.33.9 Configuring I/O Delays 3.34 VRAP Engine 3.34.1 VRAP Request Frame Format 3.34.2 VRAP Response Frame Format 3.34.3 VRAP Header Format 3.34.4 VRAP READ Command 3.34.5 VRAP READ-MODIFY-WRITE Command 3.34.6 VRAP IDLE Command 3.34.7 VRAP PAUSE Command 3.35 Energy Efficient Ethernet 3.36 CPU Injection and Extraction 3.36.1 Frame Injection 3.36.2 Frame Extraction 3.36.3 Forwarding to CPU 3.36.4 Automatic Frame Injection (AFI) 3.37 Priori ty-Based Flow Control (PFC) 3.37.1 PFC Pause Frame Generation 3.37.2 PFC Frame Reception 3.38 Protection Switching 3.38.1 Ethernet Ring Protection Switching 3.38.2 Linear Protection Switching for E-Line Services 3.38.3 Link Aggregation 3.38.4 Port Protection Switching 3.39 Clocking and Reset 3.39.1 Pin Strapping 4 VCore-III System and CPU Interfaces 4.1 VCore-III Configurations 4.2 Clocking and Reset 4.2.1 Watchdog Timer 4.3 Shared Bus 4.3.1 VCore-III Shared Bus Arbitration 4.3.2 Chip Register Region 4.3.3 SI Flash Region 4.3.4 DDR3/DDR3L Region 4.3.5 PCIe Region 4.4 VCore-III CPU 4.4.1 Little Endian and Big Endian Support 4.4.2 Software Debug and Development 4.5 External CPU Support 4.5.1 Register Access and Multimaster Systems 4.5.2 Serial Interface in Slave Mode 4.5.3 MIIM Interface in Slave Mode 4.5.4 Access to the VCore Shared Bus 4.5.5 Mailbox and Semaphores 4.6 PCIe Endpoint Controller 4.6.1 Accessing Endpoint Registers 4.6.2 Enabling the Endpoint 4.6.3 Base Address Registers Inbound Requests 4.6.4 Outbound Interrupts 4.6.5 Outbound Access 4.6.6 Power Management 4.6.7 Device Reset Using PCIe 4.7 Frame DMA 4.7.1 DMA Control Block Structures 4.7.2 Enabling and Disabling FDMA Channels 4.7.3 Channel Counters 4.7.4 FDMA Events and Interrupts 4.7.5 FDMA Extraction 4.7.6 FDMA Injection 4.7.7 Manual Mode 4.8 VCore-III System Peripherals 4.8.1 SI Boot Controller 4.8.2 SI Master Controller 4.8.3 DDR3/DDR3L Memory Controller 4.8.4 Timers 4.8.5 UARTs 4.8.6 Two-Wire Serial Interface 4.8.7 MII Management Controller 4.8.8 GPIO Controller 4.8.9 Serial GPIO Controller 4.8.10 Fan Controller 4.8.11 Temperature Sensor 4.8.12 Memory Integrity Monitor 4.8.13 Interrupt Controller 5 Registers 6 Electrical Specifications 6.1 DC Characteristics 6.1.1 Reference Clock 6.1.2 PLL Clock Output 6.1.3 DDR3/DDR3L SDRAM Interface 6.1.4 SERDES1G 6.1.5 SERDES6G 6.1.6 SERDES10G 6.1.7 GPIO, SI, JTAG, and Miscellaneous Signals 6.1.8 Thermal Diode 6.2 AC Characteristics 6.2.1 Reference Clock 6.2.2 PLL Clock Outputs 6.2.3 SERDES1G 6.2.4 SERDES6G 6.2.5 SERDES10G 6.2.6 Reset Timing 6.2.7 MII Management 6.2.8 Serial Interface (SI) Boot Master Mode 6.2.9 Serial Interface (SI) Master Mode 6.2.10 Serial Interface (SI) for Slave Mode 6.2.11 DDR SDRAM Interface 6.2.12 JTAG Interface 6.2.13 Serial Inputs/Outputs 6.2.14 Recovered Clock Outputs 6.2.15 Two-Wire Serial Interface 6.2.16 IEEE 1588 Time Tick Outputs 6.3 Current and Power Consumption 6.3.1 Current Consumption 6.3.2 Power Consumption 6.3.3 Power Supply Sequencing 6.4 Operating Conditions 6.5 Stress Ratings 7 Pin Descriptions 7.1 Pin Diagram 7.2 Pins by Function 7.2.1 DDR SDRAM Interface 7.2.2 General-Purpose Inputs and Outputs 7.2.3 JTAG Interface 7.2.4 MII Management Interface 7.2.5 Miscellaneous 7.2.6 PCI Express Interface 7.2.7 Power Supplies and Ground 7.2.8 SERDES1G 7.2.9 SERDES6G 7.2.10 SERDES10G 7.2.11 Serial CPU Interface 7.2.12 System Clock Interface 7.2.13 Twisted Pair Interface 7.3 Pins by Number 7.4 Pins by Name 8 Package Information 8.1 Package Drawing 8.2 Thermal Specifications 8.3 Moisture Sensitivity 9 Design Guidelines 9.1 Power Supplies 9.2 Power Supply Decoupling 9.2.1 Reference Clock 9.2.2 Single-Ended REFCLK Input 9.3 Interfaces 9.3.1 General Recommendations 9.3.2 SerDes Interfaces (SGMII, 2.5G, 10G) 9.3.3 Serial Interface 9.3.4 PCI Express Interface 9.3.5 Two-Wire Serial Interface 9.3.6 DDR3 SDRAM Interface 9.3.7 Thermal Diode External Connection 10 Design Considerations 11 Ordering Information
