Datasheet ADN8833 (Analog Devices)

Ultracompact, 1 A Thermoelectric Cooler (TEC) Driver for Digital Control Systems Data Sheet ADN8833 FEATURES FUNCTIONAL BLOCK DIAGRAM Patented high efficiency single inductor architecture VTEC ITEC VDD Integrated low RDSON MOSFETs for TEC driver ADN8833 TEC voltage and current operation monitoring No external sense resistor required VLIM/SD TEC CURRENT AND VOLTAGE Independent TEC heating and cooling current limit settings ILIM SENSE AND LIMIT LINEAR POWER LDR Programmable maximum TEC voltage STAGE 2 MHz PWM driver switching frequency External synchronization PVIN Digital thermal control loop compatible CONT CONTROLLER 2.50 V reference output with 1% accuracy PWM POWER SW Available in a 25-ball, 2.5 mm × 2.5 mm WLCSP or in a STAGE 24-lead, 4 mm × 4 mm LFCSP APPLICATIONS VOLTAGE OSCILLATOR REFERENCE TEC temperature control Optical modules
001
Optical fiber amplifiers AGND VREF SFB EN/SY PGNDx
12909-
Optical networking systems
Figure 1.
Instruments requiring TEC temperature control GENERAL DESCRIPTION
The internal 2.5 V reference voltage provides a 1% accurate The ADN88331 is a monolithic H-bridge TEC driver with output that is used to bias a voltage divider network to program the integrated 1 A power MOSFETs. It has a linear power stage with maximum TEC current and voltage limits for both the heating the linear driver (LDR) output and a pulse-width modulation and cooling modes. It can also be a reference voltage for the DAC (PWM) power stage with the SW output. Depending on the and the temperature sensing circuit, including a thermistor bridge control voltage at the CONT input, the ADN8833 drives current and an analog-to-digital converter (ADC). through a TEC to settle the temperature of a laser diode or a passive
Table 1. TEC Family Models
component attached to the TEC module to the programmed
Model MOSFET Thermal Loop Package
target temperature. ADN8831 Discrete Digital/analog LFCSP (CP-32-7) The control voltage applied to the CONT input is generated by a ADN8833 Integrated Digital WLCSP (CB-25-7), digital-to-analog converter (DAC) closing the digital proportional, LFCSP (CP-24-15) integral, derivative (PID) loop of temperature control system. ADN8834 Integrated Digital/analog WLCSP (CB-25-7), LFCSP (CP-24-15) 1 Product is covered by US Patent No. 6,486,643.
Rev. B Document Feedback Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Tel: 781.329.4700 ©2015–2018 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. Technical Support www.analog.com
Document Outline FEATURES APPLICATIONS FUNCTIONAL BLOCK DIAGRAM GENERAL DESCRIPTION TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS THERMAL RESISTANCE ESD CAUTION PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS DETAILED FUNCTIONAL BLOCK DIAGRAM THEORY OF OPERATION DIGITAL PID CONTROL POWERING THE DRIVER ENABLE AND SHUTDOWN OSCILLATOR CLOCK FREQUENCY External Clock Operation Connecting Multiple ADN8833 Devices SOFT START ON POWER-UP TEC VOLTAGE/CURRENT MONITOR Voltage Monitor Current Monitor MAXIMUM TEC VOLTAGE LIMIT Using a Resistor Divider to Set the TEC Voltage Limit MAXIMUM TEC CURRENT LIMIT Using a Resistor Divider to Set the TEC Current Limit APPLICATIONS INFORMATION TYPICAL APPLICATION WITH DIGITAL PID USING A DAC THERMISTOR SETUP MOSFET DRIVER AMPLIFIERS PWM OUTPUT FILTER REQUIREMENTS Inductor Selection Capacitor Selection INPUT CAPACITOR SELECTION POWER DISSIPATION PWM Regulator Power Dissipation Conduction Loss (PCOND) Switching Loss (PSW) Transition Loss (PTRAN) Linear Regulator Power Dissipation PCB LAYOUT GUIDELINES BLOCK DIAGRAMS AND SIGNAL FLOW GUIDELINES FOR REDUCING NOISE AND MINIMIZING POWER LOSS General PCB Layout Guidelines PWM Power Stage Layout Guidelines Linear Power Stage Layout Guidelines EXAMPLE PCB LAYOUT USING TWO LAYERS OUTLINE DIMENSIONS ORDERING GUIDE