Datasheet HMC874LC3C (Analog Devices) - 10

ManufacturerAnalog Devices
Description20 Gbps Clocked Comparator
Pages / Page12 / 10 — HMC874LC3C. 20 Gbps CLOCKED COMPARATOR. List of Materials for Evaluation …
File Format / SizePDF / 677 Kb
Document LanguageEnglish

HMC874LC3C. 20 Gbps CLOCKED COMPARATOR. List of Materials for Evaluation PCB 125932 [1]. Application Circuits

HMC874LC3C 20 Gbps CLOCKED COMPARATOR List of Materials for Evaluation PCB 125932 [1] Application Circuits

Model Line for this Datasheet

Text Version of Document

HMC874LC3C
v07.0616
20 Gbps CLOCKED COMPARATOR List of Materials for Evaluation PCB 125932 [1]
The circuit board used in the application should Item Description use RF circuit design techniques. Signal lines J1 8 Pos. Vertical TIN T should have 50 Ohm impedance while the package J2 - J7 2.92 mm 40 GHz Jack ground leads should be connected directly to the M J8 Terminal Strip, Single Row 3 Pin SMT ground plane similar to that shown. The exposed JP1, JP2 2 Pos. Vertical TIN paddle should not be electronical y connected to C1 - C3, C5, C6, 100 pF Capacitor, 0402 Pkg. DC GND, thermal dissipation path only. A sufficient S - S C8 - C10 number of via holes should be used to connect the R C4, C7, C11 330 pF Capacitor, 0402 Pkg. top and bottom ground planes in order to provide O C11 - C13 4.7 uF Tantalum good RF grounding to 25 GHz. The evaluation TP1 - TP4 DC Pin, Swage Mount AT circuit board shown is available from Hittite upon U1 HMC874LC3C Comparator R request. PCB 125929 Evaluation PCB A P [1] Reference this number when ordering complete evaluation PCB [2] Circuit Board Material: Rogers 4350 or Arlon 25FR OM C
Application Circuits
For price, delivery, and to place orders: Analog Devices, Inc., One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106 Phone: 781-329-4700 • Order online at www.analog.com Application Support: Phone: 1-800-ANALOG-D
10
Document Outline Typical Applications Features Functional Diagram General Description Electrical Specifications Performance Characteristics Outline Drawing Package Information Evaluation PCB CLK, CLK Interfacing Resistor Network Bias Tee