Datasheet AD8228 (Analog Devices) - 10

ManufacturerAnalog Devices
DescriptionLow Gain Drift Precision Instrumentation Amplifier
Pages / Page24 / 10 — AD8228. MEAN: –0.097 SD: 0.07. VS = ±5V. (V E. G A T. E VO. D O. S = …
File Format / SizePDF / 600 Kb
Document LanguageEnglish

AD8228. MEAN: –0.097 SD: 0.07. VS = ±5V. (V E. G A T. E VO. D O. S = ±2.5V. M M O –2. T –3. PU IN –4. 0 –0.6. –0.4. –0.2. 0.2. 0.4. 0.6. OS @ 15V (nA)

AD8228 MEAN: –0.097 SD: 0.07 VS = ±5V (V E G A T E VO D O S = ±2.5V M M O –2 T –3 PU IN –4 0 –0.6 –0.4 –0.2 0.2 0.4 0.6 OS @ 15V (nA)

Model Line for this Datasheet

Text Version of Document

AD8228 5 MEAN: –0.097 SD: 0.07 4 ) VS = ±5V 80 (V E 3 G A T 2 L 60 1 S E VO T D O HI 0 -M 40 N V O S = ±2.5V –1 M M O –2 C 20 T –3 PU IN –4 0 –0.6 –0.4 –0.2 0 0.2 0.4 0.6
50
–5
0 35 5-
–5 –4 –3 –2 –1 0 1 2 3 4 5
0
I
03 5-
OS @ 15V (nA)
07
OUTPUT VOLTAGE (V)
03 07 Figure 9. Typical Distribution of Input Offset Current Figure 12. Input Common-Mode Voltage vs. Output Voltage, VS = ±2.5 V, ±5 V; G = 100
5 15 4 ) V (V S = ±5V 10 (V) E 3 E V G G S = ±15V A A T 2 T L L 5 1 E VO E VO D D O 0 O 0 -M -M N V N O –1 S = ±2.5V O M M M M –5 O –2 O C C T T –3 PU PU –10 IN IN –4 –5 –15
6
–5 –4 –3 –2 –1 0 1 2 3 4 5
330
–15 –10 –5 0 5 10 15
03 5- 5-
OUTPUT VOLTAGE (V)
03
OUTPUT VOLTAGE (V)
03 07 07 Figure 10. Input Common-Mode Voltage vs. Output Voltage, Figure 13. Input Common-Mode Voltage vs. Output Voltage, VS = ±2.5 V, ±5 V; G =10 VS = ±15 V, G = 100
15 0.60 0.55 10 (V) +IN IBIAS, ±15V SUPPLIES E G VS = ±15V A A) 0.50 T L 5 (n –IN IBIAS, ±15V SUPPLIES NT 0.45 E VO D O 0 0.40 -M CURRE +IN I N S BIAS, ±5V SUPPLIES O IA M B 0.35 M –5 O UT –IN IBIAS, ±5V SUPPLIES C T 0.30 INP PU –10 IN 0.25 –15
4
0.20
51
–15 –10 –5 0 5 10 15
03
–15 –10 –5 0 5 10 15
0 5- 5-
OUTPUT VOLTAGE (V)
03
COMMON-MODE VOLTAGE (V)
03 07 07 Figure 11. Input Common-Mode Voltage vs. Output Voltage, Figure 14. Input Bias Current vs. Common-Mode Voltage VS = ±15 V, G = 10 Rev. 0 | Page 10 of 24 Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION CONNECTION DIAGRAM TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS GAIN = 10 GAIN = 100 ABSOLUTE MAXIMUM RATINGS THERMAL RESISTANCE ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS THEORY OF OPERATION ARCHITECTURE SETTING THE GAIN COMMON-MODE INPUT VOLTAGE RANGE REFERENCE TERMINAL LAYOUT Common-Mode Rejection Ratio over Frequency Power Supplies References Input Bias Current Return Path INPUT PROTECTION Input Voltages Beyond the Rails Large Differential Voltages When G = 100 RADIO FREQUENCY INTERFERENCE (RFI) APPLICATIONS INFORMATION DIFFERENTIAL DRIVE PRECISION STRAIN GAGE DRIVING A DIFFERENTIAL ADC OUTLINE DIMENSIONS ORDERING GUIDE