Datasheet MLX75027 (Melexis) - 7
| Manufacturer | Melexis |
| Description | VGA Time-of-Flight Sensor |
| Pages / Page | 67 / 7 — MLX75027 VGA Time-of-Flight Sensor. 1. System Architecture. TOF Sensor. … |
| File Format / Size | PDF / 3.2 Mb |
| Document Language | English |
MLX75027 VGA Time-of-Flight Sensor. 1. System Architecture. TOF Sensor. MLX75027
Model Line for this Datasheet
Text Version of Document
MLX75027 VGA Time-of-Flight Sensor
PRELIMINARY DATASHEET
1. System Architecture
A complete TOF system or camera module includes at least these components: MLX75027 VGA (640x480 pixels) TOF pixel array A synchronized high bandwidth near infrared (NIR) active illumination source Beam shaping optics for the light distribution A receiving sensor lens (optimized for maximum NIR wavelength transmittance) A microprocessor, DSP, FPGA or SOC (system on chip) to calculate and process the data, compatible with MIPI camera serial interface CSI-2 7 8 2 V K V V 2 L Memory 1 1 C Receiving optics
TOF Sensor
I2C
MLX75027
Microcontroller or MIPI CSI-2 DSP LEDN Feature Currently Not Supported! LEDP LEDFB Scene Illum. Driver LED / VCSEL Beam shaping Illumination optics Figure 1: System block diagram Preliminary Datasheet v0.9 Page 7 of 67 Document Outline Table of Contents Document Revision History Ordering Information 1. System Architecture 2. Sensor Block Diagram 3. Electrical Specifications 3.1. Absolute Maximum Ratings 3.2. Typical Operating Conditions 3.3. Video Interface 3.3.1. MIPI DC specification 3.3.2. MIPI AC specification 3.4. Power Consumption 3.5. Maximum Distance Frame Rate 3.6. Decoupling Recommendations 3.7. Power-up Sequence 3.8. Input Clock Requirements 3.9. I2C Specifications 4. Optical Characteristics 4.1. VGA Pixel Array Configuration 4.2. Pixel & Image Array Characteristics 4.3. CRA (Chief Ray Angle) 4.4. MTF (Modulation Transfer Function ) 4.5. Application Lens Design Recommendations 5. Communication Interface(s) 5.1. I2C (Inter-Integrated Circuit) 5.1.1. I2C Timing Sequence 5.1.2. Single I2C Read 5.1.3. Sequential I2C Read 5.1.4. Single I2C Write 5.1.5. Sequential I2C Write 5.1.6. I2C Slave Address 5.2. MIPI Alliance CSI-2 Description 5.2.1. Packet Structure 5.2.2. Data Format RAW12 5.2.2.1. Data Format in 4 Lane MIPI Configuration 5.2.2.2. Data Format in 2 Lane MIPI Configuration 6. Start-up Sequence 6.1. Initialization Process 6.2. Initialization Register Map 7. Register Settings 7.1. Video Output Configuration 7.2. Modes of Operation 7.3. Data Output Modes 7.4. HMAX & Frame Read-Out Time 7.4.1. PLLSSETUP 7.4.2. PRETIME 7.4.3. RANDNM0 7.5. PARAM_HOLD 7.6. USER_ID Register 7.7. Modulation Frequency 7.8. Frame Structure & Frame Rate 7.9. FRAME_STARTUP 7.10. FRAME_TIME 7.11. PHASE_COUNT 7.12. Px_PREHEAT, Px_PREMIX 7.13. Px_INTEGRATION 7.14. Px_PHASE_SHIFT 7.15. Px_PHASE_IDLE (or V-blanking) 7.16. Px_LEDEN 7.17. Px_DMIX0, Px_DMIX1 & Px_STATIC_LED 7.18. Analog Delay Setting 7.18.1. Coarse Delay 7.18.2. Fine Delay 7.18.3. Super Fine 7.19. Pixel Binning 7.20. Region of Interest (ROI) 7.21. Flip & Mirror 7.22. Temperature Sensor 7.23. Pixel & Phase Statistics 7.24. PN9 Test Pattern 7.25. Duty Cycle Adjustment 7.26. Illumination Signal (subLVDS or CMOS) 8. MetaData Description 8.1. Embedded Data Format in 4 Lane MIPI Configuration 8.2. Embedded Data Format in 2 Lane MIPI Configuration 9. Distance & Amplitude Calculation 10. Package Information 10.1. Transmittance and Reflectance 10.2. Pinout & Equivalent I/O Circuitry 10.3. Mechanical Dimensions 10.4. Package Marking 10.5. PCB Landing Pattern 10.6. Reflow Solder Profile 10.7. Reflow Cleaning Instructions 10.8. Cover Tape Removal Disclaimer
PRELIMINARY DATASHEET
1. System Architecture
A complete TOF system or camera module includes at least these components: MLX75027 VGA (640x480 pixels) TOF pixel array A synchronized high bandwidth near infrared (NIR) active illumination source Beam shaping optics for the light distribution A receiving sensor lens (optimized for maximum NIR wavelength transmittance) A microprocessor, DSP, FPGA or SOC (system on chip) to calculate and process the data, compatible with MIPI camera serial interface CSI-2 7 8 2 V K V V 2 L Memory 1 1 C Receiving optics
TOF Sensor
I2C
MLX75027
Microcontroller or MIPI CSI-2 DSP LEDN Feature Currently Not Supported! LEDP LEDFB Scene Illum. Driver LED / VCSEL Beam shaping Illumination optics Figure 1: System block diagram Preliminary Datasheet v0.9 Page 7 of 67 Document Outline Table of Contents Document Revision History Ordering Information 1. System Architecture 2. Sensor Block Diagram 3. Electrical Specifications 3.1. Absolute Maximum Ratings 3.2. Typical Operating Conditions 3.3. Video Interface 3.3.1. MIPI DC specification 3.3.2. MIPI AC specification 3.4. Power Consumption 3.5. Maximum Distance Frame Rate 3.6. Decoupling Recommendations 3.7. Power-up Sequence 3.8. Input Clock Requirements 3.9. I2C Specifications 4. Optical Characteristics 4.1. VGA Pixel Array Configuration 4.2. Pixel & Image Array Characteristics 4.3. CRA (Chief Ray Angle) 4.4. MTF (Modulation Transfer Function ) 4.5. Application Lens Design Recommendations 5. Communication Interface(s) 5.1. I2C (Inter-Integrated Circuit) 5.1.1. I2C Timing Sequence 5.1.2. Single I2C Read 5.1.3. Sequential I2C Read 5.1.4. Single I2C Write 5.1.5. Sequential I2C Write 5.1.6. I2C Slave Address 5.2. MIPI Alliance CSI-2 Description 5.2.1. Packet Structure 5.2.2. Data Format RAW12 5.2.2.1. Data Format in 4 Lane MIPI Configuration 5.2.2.2. Data Format in 2 Lane MIPI Configuration 6. Start-up Sequence 6.1. Initialization Process 6.2. Initialization Register Map 7. Register Settings 7.1. Video Output Configuration 7.2. Modes of Operation 7.3. Data Output Modes 7.4. HMAX & Frame Read-Out Time 7.4.1. PLLSSETUP 7.4.2. PRETIME 7.4.3. RANDNM0 7.5. PARAM_HOLD 7.6. USER_ID Register 7.7. Modulation Frequency 7.8. Frame Structure & Frame Rate 7.9. FRAME_STARTUP 7.10. FRAME_TIME 7.11. PHASE_COUNT 7.12. Px_PREHEAT, Px_PREMIX 7.13. Px_INTEGRATION 7.14. Px_PHASE_SHIFT 7.15. Px_PHASE_IDLE (or V-blanking) 7.16. Px_LEDEN 7.17. Px_DMIX0, Px_DMIX1 & Px_STATIC_LED 7.18. Analog Delay Setting 7.18.1. Coarse Delay 7.18.2. Fine Delay 7.18.3. Super Fine 7.19. Pixel Binning 7.20. Region of Interest (ROI) 7.21. Flip & Mirror 7.22. Temperature Sensor 7.23. Pixel & Phase Statistics 7.24. PN9 Test Pattern 7.25. Duty Cycle Adjustment 7.26. Illumination Signal (subLVDS or CMOS) 8. MetaData Description 8.1. Embedded Data Format in 4 Lane MIPI Configuration 8.2. Embedded Data Format in 2 Lane MIPI Configuration 9. Distance & Amplitude Calculation 10. Package Information 10.1. Transmittance and Reflectance 10.2. Pinout & Equivalent I/O Circuitry 10.3. Mechanical Dimensions 10.4. Package Marking 10.5. PCB Landing Pattern 10.6. Reflow Solder Profile 10.7. Reflow Cleaning Instructions 10.8. Cover Tape Removal Disclaimer
