Datasheet MBN52832 (Murata) - 10

ManufacturerMurata
DescriptionBLE Module
Pages / Page34 / 10 — Table 2.2 Pinouts. Pin # Pin Name. Nordic IC Pin. I/O. Description. …
File Format / SizePDF / 1.3 Mb
Document LanguageEnglish

Table 2.2 Pinouts. Pin # Pin Name. Nordic IC Pin. I/O. Description. www.murata.com

Table 2.2 Pinouts Pin # Pin Name Nordic IC Pin I/O Description www.murata.com

Model Line for this Datasheet

Text Version of Document

Table 2.2 Pinouts Pin # Pin Name Nordic IC Pin I/O Description
1 P0_09/NFC ANT P0.09/NFC I/O GPIO; NFC antenna connection. 2 P0_06 P0.06 I/O GPIO P0_00/XL1 P0.00/XL1 Connection for 32.768kHz crystal (LFXO); 3 I/O GPIO P0_01/XL2 P0.01/XL2 Connection for 32.768kHz crystal (LFXO); 4 I/O GPIO 5 GND GND 6 VCC VDD Module power supply DCC DCC DC/DC converter output pin. *Refer to 7 reference schematic. DEC DEC4 1V3 regulator supply decoupling. Input from 8 DC/DC converter. Output from 1.3V LDO. *Refer to reference schematic. 9 P0_02/AIN0 P0.02/AIN0 I/O GPIO; SAADC/COMP/LPCOMP input 10 P0_05/AIN3 P0.05/AIN3 I/O GPIO; SAADC/COMP/LPCOMP input 11 P0_03/AIN1 P0.03/AIN1 I/O GPIO; SAADC/COMP/LPCOMP input 12 P0_04/AIN2 P0.04/AIN2 I/O GPIO; SAADC/COMP/LPCOMP input 13 P0_29/AIN5 P0.29/AIN5 I/O GPIO; SAADC/COMP/LPCOMP input 14 P0_07 P0.07 I/O GPIO 15 P0_08 P0.08 I/O GPIO SWDIO SWDIO I/O Serial Wire Debug I/O for debug and 16 programming. 17 P0_21/RESET P0.21/RESET I/O GPIO; Configurable as system RESET pin SWDCLK SWDCLK I/O Serial Wire Debug clock input for debug 18 and programming. 19 GND GND GND 20 ANTIN *Refer to reference schematic. ANTOUT RF signal output. Connect to ANTIN for on- 21 board antenna or to external antenna. *Refer to reference schematic. P0_18/TRACE0 P0.18/TRACE I/O GPIO; Trace port output; 22 DATA[0] P0_16/TRACE1 P0.16/TRACE I/O GPIO; Trace port output. 23 DATA[1] P0_15/TRACE2 P0.15/TRACE I/O GPIO; Trace port output. 24 DATA[2] P0_14/TRACE3 P0.14/TRACE I/O GPIO; Trace port output. 25 DATA[3] 26 P0_10/NFC ANT P0.10/NFC I/O GPIO; NFC antenna connection. 27 P0_20 P0.20 I/O GPIO 28 P0_17 P0.17 I/O GPIO 29 P0_13 P0.13 I/O GPIO 30 GND Ground. 31 GND Ground. 32 GND Ground. 33 GND Ground. Copyright © Murata Manufacturing Co., Ltd. All rights reserved. October 2017 MBN52832 Data Sheet, v1.4, 02/06/2020 Page 10 of 34
www.murata.com
Document Outline Revision History Table of Contents 1 Introduction 1.1 Features 1.2 Applications 1.3 Block Diagram 1.4 Acronyms 1.5 References 2 Mechanical Specification 2.1 Module Dimensions 2.2 Top and Side View 2.3 PCB Footprint Top View 2.4 Pin Configuration 3 DC Electrical Specification 3.1 Typical Power Consumption 4 RF Specification 5 Environmental Specification 5.1 Absolute Maximum Rating 5.2 Recommended Operating Condition 6 Power Sequence 7 Application Information 7.1 Recommended PCB Landing Pattern 7.2 Host PCB Layout Recommendations 7.3 Layout Guidance for Using Internal PCB Antenna 7.4 Layout Guidance for Microstrip Design And External Antenna 8 Application Reference 9 Assembly Information 10 Packaging and Marking Information 10.1 Dimensions of Tape (Plastic tape) 10.2 Dimensions of Reel 10.3 Taping Diagrams 10.4 Leader and Tail tape 10.5 Peeling Force 10.6 PACKAGE (Humidity proof Packaging) 10.7 Module Marking Information 10.8 Moisture Sensitivity Level 11 Regulatory Information 11.1 FCC Notice (USA) 11.2 FCC Labeling Requirements 11.3 IC Notice (Canada) 11.4 IC Labeling Requirements 11.5 ESTI compliance (Europe) 11.6 RF Exposure 11.6.1 Using on-board PCB antenna 11.6.2 Using external antenna 11.7 KC Certificate Notice 12 RoHS Information 13 Ordering Information 14 Notice 14.1 Storage Conditions 14.2 Handling Conditions 14.3 Standard PCB Design (Land Pattern and Dimensions) 14.4 Notice for Chip Placer 14.5 Operational Environment Conditions 14.6 Input Power Capacity 15 Preconditions To Use Murata Products