Datasheet SLG47004 (Dialog Semiconductor) - 8
| Manufacturer | Dialog Semiconductor |
| Description | GreenPAK Programmable Mixed-Signal Matrix with In-System Programmability and Advanced Analog Features |
| Pages / Page | 243 / 8 — SLG47004. Preliminary. Tables. Datasheet. Revision 2.1. 13-Nov-2020 |
| File Format / Size | PDF / 5.6 Mb |
| Document Language | English |
SLG47004. Preliminary. Tables. Datasheet. Revision 2.1. 13-Nov-2020
Model Line for this Datasheet
Text Version of Document
link to page 11 link to page 13 link to page 14 link to page 14 link to page 14 link to page 15 link to page 21 link to page 22 link to page 22 link to page 23 link to page 24 link to page 24 link to page 24 link to page 25 link to page 25 link to page 25 link to page 26 link to page 26 link to page 27 link to page 28 link to page 29 link to page 30 link to page 34 link to page 35 link to page 35 link to page 46 link to page 47 link to page 51 link to page 54 link to page 54 link to page 54 link to page 54 link to page 57 link to page 57 link to page 62 link to page 62 link to page 62 link to page 62 link to page 62 link to page 62 link to page 62 link to page 63 link to page 66 link to page 67 link to page 69 link to page 78 link to page 78 link to page 78 link to page 78 link to page 78 link to page 78 link to page 82 link to page 82 link to page 102 link to page 124 link to page 125 link to page 141 link to page 147 link to page 161 link to page 161 link to page 162
SLG47004
GreenPAK Programmable Mixed-Signal Matrix
Preliminary
with In-System Programmability and Advanced Analog Features
Tables
Table 1: Functional Pin Description. 11 Table 2: Pin Type Definitions . 13 Table 3: Absolute Maximum Ratings . 14 Table 4: Electrostatic Discharge Ratings . 14 Table 5: Recommended Operating Conditions . 14 Table 6: EC at T = -40 °C to +85 °C, VDD = 2.4 V to 5.5 V Unless Otherwise Noted . 15 Table 7: EC of the I2C Pins at T = -40 °C to +85 °C, VDD = 2.4 V to 5.5 V Unless Otherwise Noted . 21 Table 8: I2C Pins Timing Characteristics at T = -40 °C to +85 °C, VDD = 2.4 V to 5.5 V Unless Otherwise Noted. 22 Table 9: Typical Current Estimated for Each Macrocell at T = 25°C . 22 Table 10: Typical Delay Estimated for Each Macrocel at T = 25 °C . 23 Table 11: Programmable Delay Expected Typical Delays and Widths at T = 25 °C . 24 Table 12: Typical Filter Rejection Pulse Width at T = 25 °C . 24 Table 13: Typical Counter/Delay Offset Measurements at T = 25 °C . 24 Table 14: Oscillators Frequency Limits, VDD = 2.4 V to 5.5 V. 25 Table 15: Oscillators Power-On Delay at T = 25 °C, OSC Power Setting: "Auto Power-On" . 25 Table 16: ACMP Specifications at T = -40 °C to +85 °C, VDD = 2.4 V to 5.5 V Unless Otherwise Noted . 25 Table 17: Internal Vref Characteristics . 26 Table 18: HD Buffer Electrical Characteristics at T = -40 °C to +85 °C, VDD = 2.4 V to 5.5 V Unless Otherwise Noted . 26 Table 19: Vref0 Output Buffer at T = -40 °C to +85 °C, VDD = 2.4 V to 5.5 V Unless Otherwise Noted . 27 Table 20: TS Output vs Temperature (Output Range 1) . 28 Table 21: TS Output vs Temperature (Output Range 2) . 29 Table 22: EC of OA, VDDA = 2.4 V to 5.5 V, VCM = VDDA/2, VOUT ≈ VDDA/2, RL = 100 kΩ to VDDA/2, CL = 50 pF, T = 25 °C 30 Table 23: 100K Digital Rheostat EC at VA=VDD, VB=GND, T=-40°C to +85°C, VDD= 2.4V to 5.5V Unless Otherwise Noted34 Table 24: Analog Switch0/Voltage Regulator EС at T = -40 °C to +85 °C, VDD = 2.4 V to 5.5 V Unless Otherwise Noted . 35 Table 25: Analog Switch1/Current Sink EС at T = -40 °C to +85 °C, VDD = 2.4 V to 5.5 V Unless Otherwise Noted . 35 Table 26: Matrix Input Table. 46 Table 27: Matrix Output Table. 47 Table 28: Connection Matrix Virtual Inputs . 51 Table 29: 2-bit LUT0 Truth Table . 54 Table 30: 2-bit LUT1 Truth Table . 54 Table 31: 2-bit LUT2 Truth Table . 54 Table 32: 2-bit LUT Standard Digital Functions . 54 Table 33: 2-bit LUT1 Truth Table . 57 Table 34: 2-bit LUT Standard Digital Functions . 57 Table 35: 3-bit LUT0 Truth Table . 62 Table 36: 3-bit LUT1 Truth Table . 62 Table 37: 3-bit LUT2 Truth Table . 62 Table 38: 3-bit LUT3 Truth Table . 62 Table 39: 3-bit LUT4 Truth Table . 62 Table 40: 3-bit LUT5 Truth Table . 62 Table 41: 3-bit LUT6 Truth Table . 62 Table 42: 3-bit LUT Standard Digital Functions . 63 Table 43: 4-bit LUT0 Truth Table . 66 Table 44: 4-bit LUT Standard Digital Functions . 67 Table 45: 3-bit LUT13 Truth Table . 69 Table 46: 3-bit LUT7 Truth Table . 78 Table 47: 3-bit LUT8 Truth Table . 78 Table 48: 3-bit LUT9 Truth Table . 78 Table 49: 3-bit LUT10 Truth Table . 78 Table 50: 3-bit LUT11 Truth Table . 78 Table 51: 3-bit LUT12 Truth Table . 78 Table 52: 4-bit LUT1 Truth Table . 82 Table 53: 4-bit LUT Standard Digital Functions . 82 Table 54: Op Amp Bandwidth Settings . 102 Table 55: Analog Switch 0 Modes of Operation . 124 Table 56: Analog Switch 1 Modes of Operation . 125 Table 57: Vref Selection Table . 141 Table 58: Oscillator Operation Mode Configuration Settings . 147 Table 59: RPR Format . 161 Table 60: RPR Bit Function Description. 161 Table 61: NPR Format . 162
Datasheet Revision 2.1 13-Nov-2020
CFR0011-120-00 8 of 243 © 2020 Dialog Semiconductor Document Outline General Description Key Features Applications 1 Block Diagram 2 Pinout 2.1 Pin Configuration - STQFN-24L 3 Characteristics 3.1 Absolute Maximum Ratings 3.2 Electrostatic Discharge Ratings 3.3 Recommended Operating Conditions 3.4 Electrical Characteristics 3.5 Timing Characteristics 3.6 Oscillator Characteristics 3.6.1 OSC Power-On Delay 3.7 ACMP Characteristics 3.8 Internal Vref Characteristics 3.9 Output Buffers Characteristics 3.10 Analog Temperature Sensor Characteristics 3.11 Programmable Operational Amplifier Characteristics 3.12 100K Digital Rheostat Characteristics 3.13 Analog Switches Characteristics 4 User Programmability 5 IO Pins 5.1 GPIO Pins 5.2 GPI Pins 5.3 Pull-Up/Down Resistors 5.4 Fast Pull-Up/Down during Power-Up 5.5 I2C Mode IO Structure 5.5.1 I2C Mode Structure (for SCL and SDA) 5.6 Matrix OE IO Structure 5.7 GPI Structure 5.7.1 GPI Structure (for I0) 5.8 IO Pins Typical Performance 6 Connection Matrix 6.1 Matrix Input Table 6.2 Matrix Output Table 6.3 Connection Matrix Virtual Inputs 6.4 Connection Matrix Virtual Outputs 7 Combination Function Macrocells 7.1 2-Bit LUT or D Flip-Flop Macrocells 7.1.1 2-Bit LUT or D Flip-Flop Macrocell Used as 2-Bit LUT 7.1.2 Initial Polarity Operations 7.2 2-bit LUT or Programmable Pattern Generator 7.2.1 2-Bit LUT or PGen Macrocell Used as 2-Bit LUT 7.3 3-Bit LUT or D Flip-Flop with Set/Reset Macrocells 7.3.1 3-Bit LUT or D Flip-Flop Macrocells Used as 3-Bit LUTs 7.3.2 Initial Polarity Operations 7.4 4-Bit LUT or D Flip-Flop with Set/Reset Macrocell 7.4.1 4-Bit LUT Macrocell Used as 4-Bit LUT 7.5 3-Bit LUT or Pipe Delay/Ripple Counter Macrocell 7.5.1 3-Bit LUT or Pipe Delay Macrocells Used as 3-Bit LUT 8 Multi-Function Macrocells 8.1 3-Bit LUT or DFF/Latch with 8-Bit Counter/Delay Macrocells 8.1.1 3-Bit LUT or 8-Bit CNT/DLY Block Diagrams 8.1.2 3-Bit LUT or CNT/DLYs Used as 3-Bit LUTs 8.2 4-Bit LUT or DFF/Latch with 16-Bit Counter/Delay Macrocell 8.2.1 4-Bit LUT or DFF/LATCH with 16-Bit CNT/DLY Block Diagram 8.2.2 4-Bit LUT or 16-Bit Counter/Delay Macrocells Used as 4-Bit LUTs 8.3 CNT/DLY/FSM Timing Diagrams 8.3.1 Delay Mode CNT/DLY0 to CNT/DLY6 8.3.2 Count Mode (Count Data: 3), Counter Reset (Rising Edge Detect) CNT/DLY0 to CNT/DLY6 8.3.3 One-Shot Mode CNT/DLY0 to CNT/DLY6 8.3.4 Frequency Detection Mode CNT/DLY0 to CNT/DLY6 8.3.5 Edge Detection Mode CNT/DLY1 to CNT/DLY6 8.3.6 Delayed Edge Detection Mode CNT/DLY0 to CNT/DLY6 8.3.7 CNT/FSM Mode CNT/DLY0 8.3.8 Difference in Counter Value for Counter, Delay, One-Shot, and Frequency Detect Modes 8.4 Wake and Sleep Controller 9 Analog Comparators 9.1 Analog Comparators Overview 9.1.1 ACMP0L Block Diagram 9.1.2 ACMP1L Block Diagram 9.2 Chopper Analog Comparator 9.3 ACMP Sampling Mode 9.4 ACMP Typical Performance 10 Programmable Operational Amplifiers 10.1 General Description 10.2 Modes of Operation 10.2.1 Operational Amplifier Mode 10.2.2 Instrumentation Amplifier Mode 10.2.3 Analog Comparator Mode 10.2.4 Voltage Regulator Mode 10.2.5 Current Sink Mode 10.3 Op Amp Typical Performance 11 Analog Switch Macrocell 11.1 Analog Switch General Description 11.2 Half Bridge Mode 12 Digital Rheostats and Programmable Trim Block 12.1 Potentiometer Mode 12.2 Calculating Actual Resistance 12.3 Digital Rheostat Value Self-programming into the NVM 12.4 Trimming process Using Programmable Trim Block 12.4.1 Trimming Process with Auto-Trim Option Enabled 12.4.2 I2C Controlled Trimming Process with Auto-Trim Option Enabled 12.4.3 Changing Rheostat Value Directly via I2C 12.5 Using Chopper ACMP 13 Programmable Delay/Edge Detector 13.1 Programmable Delay Timing Diagram - Edge Detector Output 14 Additional Logic Function. Deglitch Filter 15 Voltage Reference 15.1 Voltage Reference Overview 15.2 Vref Selection Table 15.3 Vref Block Diagram 16 Clocking 16.1 OSC General Description 16.2 Oscillator0 (2.048 kHz) 16.3 Oscillator1 (2.048 MHz) 16.4 Oscillator2 (25 MHz) 16.5 CNT/DLY Clock Scheme 16.6 External Clocking 16.6.1 IO1 Source for Oscillator0 (2.048 kHz) 16.6.2 IO3 Source for Oscillator1 (2.048 MHz) 16.6.3 IO2 Source for Oscillator2 (25 MHz) 16.7 Oscillators Power-On Delay 16.8 Oscillators Accuracy 17 Power-On Reset 17.1 General Operation 17.2 POR Sequence 17.3 Macrocells Output States During POR Sequence 17.3.1 Initialization 17.3.2 Power-Down 18 I2C Serial Communications Macrocell 18.1 I2C Serial Communications Macrocell Overview 18.2 I2C Serial Communications Device Addressing 18.3 I2C Serial General Timing 18.4 I2C Serial Communications Commands 18.4.1 Byte Write Command 18.4.2 Sequential Write Command 18.4.3 Current Address Read Command 18.4.4 Random Read Command 18.4.5 Sequential Read Command 18.4.6 I2C Serial Reset Command 18.5 Chip Configuration Data Protection 18.6 I2C Serial Command Register Map 18.7 I2C Additional Options 18.7.1 Reading Counter Data via I2C 18.7.2 I2C Byte Write Bit Masking 19 Non-Volatile Memory 19.1 Serial NVM Write Operations 19.2 Serial NVM Read Operations 19.3 Serial NVM Erase Operations 19.4 Acknowledge Polling 19.5 Low power standby mode 19.6 Emulated EEPROM Write Protection 20 Analog Temperature Sensor 21 Register Definitions 21.1 Register Map 22 Package Top Marking System Definition 22.1 STQFN-24L 3 mm x 3 mm x 0.55 mm, 0.4P FCD Package 23 Package Information 23.1 Package outlines FOR STQFN 24L 3 mm x 3 mm x 0.55 mm 0.4P Green Package 23.2 STQFN Handling 23.3 Soldering Information 24 Ordering Information 24.1 Tape and Reel Specifications 25 Layout Guidelines 25.1 STQFN 24L 3 mm x 3 mm x 0.55 mm 0.4P Green Package Glossary Revision History
SLG47004
GreenPAK Programmable Mixed-Signal Matrix
Preliminary
with In-System Programmability and Advanced Analog Features
Tables
Table 1: Functional Pin Description. 11 Table 2: Pin Type Definitions . 13 Table 3: Absolute Maximum Ratings . 14 Table 4: Electrostatic Discharge Ratings . 14 Table 5: Recommended Operating Conditions . 14 Table 6: EC at T = -40 °C to +85 °C, VDD = 2.4 V to 5.5 V Unless Otherwise Noted . 15 Table 7: EC of the I2C Pins at T = -40 °C to +85 °C, VDD = 2.4 V to 5.5 V Unless Otherwise Noted . 21 Table 8: I2C Pins Timing Characteristics at T = -40 °C to +85 °C, VDD = 2.4 V to 5.5 V Unless Otherwise Noted. 22 Table 9: Typical Current Estimated for Each Macrocell at T = 25°C . 22 Table 10: Typical Delay Estimated for Each Macrocel at T = 25 °C . 23 Table 11: Programmable Delay Expected Typical Delays and Widths at T = 25 °C . 24 Table 12: Typical Filter Rejection Pulse Width at T = 25 °C . 24 Table 13: Typical Counter/Delay Offset Measurements at T = 25 °C . 24 Table 14: Oscillators Frequency Limits, VDD = 2.4 V to 5.5 V. 25 Table 15: Oscillators Power-On Delay at T = 25 °C, OSC Power Setting: "Auto Power-On" . 25 Table 16: ACMP Specifications at T = -40 °C to +85 °C, VDD = 2.4 V to 5.5 V Unless Otherwise Noted . 25 Table 17: Internal Vref Characteristics . 26 Table 18: HD Buffer Electrical Characteristics at T = -40 °C to +85 °C, VDD = 2.4 V to 5.5 V Unless Otherwise Noted . 26 Table 19: Vref0 Output Buffer at T = -40 °C to +85 °C, VDD = 2.4 V to 5.5 V Unless Otherwise Noted . 27 Table 20: TS Output vs Temperature (Output Range 1) . 28 Table 21: TS Output vs Temperature (Output Range 2) . 29 Table 22: EC of OA, VDDA = 2.4 V to 5.5 V, VCM = VDDA/2, VOUT ≈ VDDA/2, RL = 100 kΩ to VDDA/2, CL = 50 pF, T = 25 °C 30 Table 23: 100K Digital Rheostat EC at VA=VDD, VB=GND, T=-40°C to +85°C, VDD= 2.4V to 5.5V Unless Otherwise Noted34 Table 24: Analog Switch0/Voltage Regulator EС at T = -40 °C to +85 °C, VDD = 2.4 V to 5.5 V Unless Otherwise Noted . 35 Table 25: Analog Switch1/Current Sink EС at T = -40 °C to +85 °C, VDD = 2.4 V to 5.5 V Unless Otherwise Noted . 35 Table 26: Matrix Input Table. 46 Table 27: Matrix Output Table. 47 Table 28: Connection Matrix Virtual Inputs . 51 Table 29: 2-bit LUT0 Truth Table . 54 Table 30: 2-bit LUT1 Truth Table . 54 Table 31: 2-bit LUT2 Truth Table . 54 Table 32: 2-bit LUT Standard Digital Functions . 54 Table 33: 2-bit LUT1 Truth Table . 57 Table 34: 2-bit LUT Standard Digital Functions . 57 Table 35: 3-bit LUT0 Truth Table . 62 Table 36: 3-bit LUT1 Truth Table . 62 Table 37: 3-bit LUT2 Truth Table . 62 Table 38: 3-bit LUT3 Truth Table . 62 Table 39: 3-bit LUT4 Truth Table . 62 Table 40: 3-bit LUT5 Truth Table . 62 Table 41: 3-bit LUT6 Truth Table . 62 Table 42: 3-bit LUT Standard Digital Functions . 63 Table 43: 4-bit LUT0 Truth Table . 66 Table 44: 4-bit LUT Standard Digital Functions . 67 Table 45: 3-bit LUT13 Truth Table . 69 Table 46: 3-bit LUT7 Truth Table . 78 Table 47: 3-bit LUT8 Truth Table . 78 Table 48: 3-bit LUT9 Truth Table . 78 Table 49: 3-bit LUT10 Truth Table . 78 Table 50: 3-bit LUT11 Truth Table . 78 Table 51: 3-bit LUT12 Truth Table . 78 Table 52: 4-bit LUT1 Truth Table . 82 Table 53: 4-bit LUT Standard Digital Functions . 82 Table 54: Op Amp Bandwidth Settings . 102 Table 55: Analog Switch 0 Modes of Operation . 124 Table 56: Analog Switch 1 Modes of Operation . 125 Table 57: Vref Selection Table . 141 Table 58: Oscillator Operation Mode Configuration Settings . 147 Table 59: RPR Format . 161 Table 60: RPR Bit Function Description. 161 Table 61: NPR Format . 162
Datasheet Revision 2.1 13-Nov-2020
CFR0011-120-00 8 of 243 © 2020 Dialog Semiconductor Document Outline General Description Key Features Applications 1 Block Diagram 2 Pinout 2.1 Pin Configuration - STQFN-24L 3 Characteristics 3.1 Absolute Maximum Ratings 3.2 Electrostatic Discharge Ratings 3.3 Recommended Operating Conditions 3.4 Electrical Characteristics 3.5 Timing Characteristics 3.6 Oscillator Characteristics 3.6.1 OSC Power-On Delay 3.7 ACMP Characteristics 3.8 Internal Vref Characteristics 3.9 Output Buffers Characteristics 3.10 Analog Temperature Sensor Characteristics 3.11 Programmable Operational Amplifier Characteristics 3.12 100K Digital Rheostat Characteristics 3.13 Analog Switches Characteristics 4 User Programmability 5 IO Pins 5.1 GPIO Pins 5.2 GPI Pins 5.3 Pull-Up/Down Resistors 5.4 Fast Pull-Up/Down during Power-Up 5.5 I2C Mode IO Structure 5.5.1 I2C Mode Structure (for SCL and SDA) 5.6 Matrix OE IO Structure 5.7 GPI Structure 5.7.1 GPI Structure (for I0) 5.8 IO Pins Typical Performance 6 Connection Matrix 6.1 Matrix Input Table 6.2 Matrix Output Table 6.3 Connection Matrix Virtual Inputs 6.4 Connection Matrix Virtual Outputs 7 Combination Function Macrocells 7.1 2-Bit LUT or D Flip-Flop Macrocells 7.1.1 2-Bit LUT or D Flip-Flop Macrocell Used as 2-Bit LUT 7.1.2 Initial Polarity Operations 7.2 2-bit LUT or Programmable Pattern Generator 7.2.1 2-Bit LUT or PGen Macrocell Used as 2-Bit LUT 7.3 3-Bit LUT or D Flip-Flop with Set/Reset Macrocells 7.3.1 3-Bit LUT or D Flip-Flop Macrocells Used as 3-Bit LUTs 7.3.2 Initial Polarity Operations 7.4 4-Bit LUT or D Flip-Flop with Set/Reset Macrocell 7.4.1 4-Bit LUT Macrocell Used as 4-Bit LUT 7.5 3-Bit LUT or Pipe Delay/Ripple Counter Macrocell 7.5.1 3-Bit LUT or Pipe Delay Macrocells Used as 3-Bit LUT 8 Multi-Function Macrocells 8.1 3-Bit LUT or DFF/Latch with 8-Bit Counter/Delay Macrocells 8.1.1 3-Bit LUT or 8-Bit CNT/DLY Block Diagrams 8.1.2 3-Bit LUT or CNT/DLYs Used as 3-Bit LUTs 8.2 4-Bit LUT or DFF/Latch with 16-Bit Counter/Delay Macrocell 8.2.1 4-Bit LUT or DFF/LATCH with 16-Bit CNT/DLY Block Diagram 8.2.2 4-Bit LUT or 16-Bit Counter/Delay Macrocells Used as 4-Bit LUTs 8.3 CNT/DLY/FSM Timing Diagrams 8.3.1 Delay Mode CNT/DLY0 to CNT/DLY6 8.3.2 Count Mode (Count Data: 3), Counter Reset (Rising Edge Detect) CNT/DLY0 to CNT/DLY6 8.3.3 One-Shot Mode CNT/DLY0 to CNT/DLY6 8.3.4 Frequency Detection Mode CNT/DLY0 to CNT/DLY6 8.3.5 Edge Detection Mode CNT/DLY1 to CNT/DLY6 8.3.6 Delayed Edge Detection Mode CNT/DLY0 to CNT/DLY6 8.3.7 CNT/FSM Mode CNT/DLY0 8.3.8 Difference in Counter Value for Counter, Delay, One-Shot, and Frequency Detect Modes 8.4 Wake and Sleep Controller 9 Analog Comparators 9.1 Analog Comparators Overview 9.1.1 ACMP0L Block Diagram 9.1.2 ACMP1L Block Diagram 9.2 Chopper Analog Comparator 9.3 ACMP Sampling Mode 9.4 ACMP Typical Performance 10 Programmable Operational Amplifiers 10.1 General Description 10.2 Modes of Operation 10.2.1 Operational Amplifier Mode 10.2.2 Instrumentation Amplifier Mode 10.2.3 Analog Comparator Mode 10.2.4 Voltage Regulator Mode 10.2.5 Current Sink Mode 10.3 Op Amp Typical Performance 11 Analog Switch Macrocell 11.1 Analog Switch General Description 11.2 Half Bridge Mode 12 Digital Rheostats and Programmable Trim Block 12.1 Potentiometer Mode 12.2 Calculating Actual Resistance 12.3 Digital Rheostat Value Self-programming into the NVM 12.4 Trimming process Using Programmable Trim Block 12.4.1 Trimming Process with Auto-Trim Option Enabled 12.4.2 I2C Controlled Trimming Process with Auto-Trim Option Enabled 12.4.3 Changing Rheostat Value Directly via I2C 12.5 Using Chopper ACMP 13 Programmable Delay/Edge Detector 13.1 Programmable Delay Timing Diagram - Edge Detector Output 14 Additional Logic Function. Deglitch Filter 15 Voltage Reference 15.1 Voltage Reference Overview 15.2 Vref Selection Table 15.3 Vref Block Diagram 16 Clocking 16.1 OSC General Description 16.2 Oscillator0 (2.048 kHz) 16.3 Oscillator1 (2.048 MHz) 16.4 Oscillator2 (25 MHz) 16.5 CNT/DLY Clock Scheme 16.6 External Clocking 16.6.1 IO1 Source for Oscillator0 (2.048 kHz) 16.6.2 IO3 Source for Oscillator1 (2.048 MHz) 16.6.3 IO2 Source for Oscillator2 (25 MHz) 16.7 Oscillators Power-On Delay 16.8 Oscillators Accuracy 17 Power-On Reset 17.1 General Operation 17.2 POR Sequence 17.3 Macrocells Output States During POR Sequence 17.3.1 Initialization 17.3.2 Power-Down 18 I2C Serial Communications Macrocell 18.1 I2C Serial Communications Macrocell Overview 18.2 I2C Serial Communications Device Addressing 18.3 I2C Serial General Timing 18.4 I2C Serial Communications Commands 18.4.1 Byte Write Command 18.4.2 Sequential Write Command 18.4.3 Current Address Read Command 18.4.4 Random Read Command 18.4.5 Sequential Read Command 18.4.6 I2C Serial Reset Command 18.5 Chip Configuration Data Protection 18.6 I2C Serial Command Register Map 18.7 I2C Additional Options 18.7.1 Reading Counter Data via I2C 18.7.2 I2C Byte Write Bit Masking 19 Non-Volatile Memory 19.1 Serial NVM Write Operations 19.2 Serial NVM Read Operations 19.3 Serial NVM Erase Operations 19.4 Acknowledge Polling 19.5 Low power standby mode 19.6 Emulated EEPROM Write Protection 20 Analog Temperature Sensor 21 Register Definitions 21.1 Register Map 22 Package Top Marking System Definition 22.1 STQFN-24L 3 mm x 3 mm x 0.55 mm, 0.4P FCD Package 23 Package Information 23.1 Package outlines FOR STQFN 24L 3 mm x 3 mm x 0.55 mm 0.4P Green Package 23.2 STQFN Handling 23.3 Soldering Information 24 Ordering Information 24.1 Tape and Reel Specifications 25 Layout Guidelines 25.1 STQFN 24L 3 mm x 3 mm x 0.55 mm 0.4P Green Package Glossary Revision History
