Datasheet AEM00300 (E-peas) - 9
| Manufacturer | E-peas |
| Description | Highly Versatile Buck-Boost Ambient Energy Manager Battery Charger with Source Voltage Level Configuration |
| Pages / Page | 26 / 9 — DATASHEET. AEM00300. 4. Typical Electrical Characteristics at 25 °C. … |
| File Format / Size | PDF / 768 Kb |
| Document Language | English |
DATASHEET. AEM00300. 4. Typical Electrical Characteristics at 25 °C. Symbol. Parameter. Conditions. Min. Typ. Max. Unit
Model Line for this Datasheet
Text Version of Document
link to page 17 link to page 15
DATASHEET AEM00300 4. Typical Electrical Characteristics at 25 °C Symbol Parameter Conditions Min Typ Max Unit
Power Conversion V P Source power required for cold STO > Vchrdy 3 µW SRC,CS start VSTO < Vchrdy 6 µW During cold start 0.275 4.5 V V Input voltage of the energy SRC source After cold start 0.14 4.5 V VSRC,REGVSRC,RE Regulation voltage of the source See Table 10 Depends on SRC_LVL_CFG[5:0] G configuration V Storage element Maximum voltage accepted on VOVCH the storage element before V disabling its charging Minimum voltage required on the VCHRDY storage element before asserting see Table 9 Depends on STO_CFG[3:0] configuration V the ST_STO Minimum voltage accepted on VOVDIS the storage element before V reseting ST_STO Internal supply & Quiescent Current VVINT Internal voltage supply 2.2 V VSTO = 3.7V I VLOAD = 2.5V Q Quiescent current on STO EN_SLEEP = 0 5.9 nA HP_EN = 0 Symbol Logic Level Low High Logic output pins ST_STO Logic output levels on the status STO pin GND VSTO Table 6: Typical Electrical Characteristics DS_AEM00300_Rev1.0 Copyright © 2022 e-peas SA 10 Document Outline Table of Contents List of Tables 1. Introduction 2. Absolute Maximum Ratings 3. Thermal Resistance 4. Typical Electrical Characteristics at 25 °C 5. Recommended Operation Conditions 6. Functional Block Diagram 7. Theory of Operation 7.1. DCDC Converter 7.2. Reset and Wake Up States 7.3. Supply State 7.4. Source Voltage Regulation 7.5. Balancing for Dual-Cell Supercapacitor 8. System Configuration 8.1. High Power / Low Power Mode 8.2. Storage Element Configuration 8.3. Custom Mode Configuration 8.4. Disable Storage Element Charging 8.5. Source Level Configuration 8.6. External Components 8.6.1. Storage element information 8.6.2. External inductor information 8.6.3. External capacitors information CSRC CINT 9. Typical Application Circuits 9.1. Example Circuit 1 9.2. Example Circuit 2 9.3. Circuit Behaviour 9.4. DCDC Conversion Efficiency From SRC to STO in Low Power Mode 9.4. DCDC Conversion Efficiency From SRC to STO in Low Power Mode 9.5. DCDC Conversion Efficiency From SRC to STO in High Power Mode 10. Schematic 11. Layout 12. Package Information 12.1. Plastic Quad Flatpack No-Lead (QFN 28-pin 4x4mm) 12.2. Board Layout 13. Revision History
DATASHEET AEM00300 4. Typical Electrical Characteristics at 25 °C Symbol Parameter Conditions Min Typ Max Unit
Power Conversion V P Source power required for cold STO > Vchrdy 3 µW SRC,CS start VSTO < Vchrdy 6 µW During cold start 0.275 4.5 V V Input voltage of the energy SRC source After cold start 0.14 4.5 V VSRC,REGVSRC,RE Regulation voltage of the source See Table 10 Depends on SRC_LVL_CFG[5:0] G configuration V Storage element Maximum voltage accepted on VOVCH the storage element before V disabling its charging Minimum voltage required on the VCHRDY storage element before asserting see Table 9 Depends on STO_CFG[3:0] configuration V the ST_STO Minimum voltage accepted on VOVDIS the storage element before V reseting ST_STO Internal supply & Quiescent Current VVINT Internal voltage supply 2.2 V VSTO = 3.7V I VLOAD = 2.5V Q Quiescent current on STO EN_SLEEP = 0 5.9 nA HP_EN = 0 Symbol Logic Level Low High Logic output pins ST_STO Logic output levels on the status STO pin GND VSTO Table 6: Typical Electrical Characteristics DS_AEM00300_Rev1.0 Copyright © 2022 e-peas SA 10 Document Outline Table of Contents List of Tables 1. Introduction 2. Absolute Maximum Ratings 3. Thermal Resistance 4. Typical Electrical Characteristics at 25 °C 5. Recommended Operation Conditions 6. Functional Block Diagram 7. Theory of Operation 7.1. DCDC Converter 7.2. Reset and Wake Up States 7.3. Supply State 7.4. Source Voltage Regulation 7.5. Balancing for Dual-Cell Supercapacitor 8. System Configuration 8.1. High Power / Low Power Mode 8.2. Storage Element Configuration 8.3. Custom Mode Configuration 8.4. Disable Storage Element Charging 8.5. Source Level Configuration 8.6. External Components 8.6.1. Storage element information 8.6.2. External inductor information 8.6.3. External capacitors information CSRC CINT 9. Typical Application Circuits 9.1. Example Circuit 1 9.2. Example Circuit 2 9.3. Circuit Behaviour 9.4. DCDC Conversion Efficiency From SRC to STO in Low Power Mode 9.4. DCDC Conversion Efficiency From SRC to STO in Low Power Mode 9.5. DCDC Conversion Efficiency From SRC to STO in High Power Mode 10. Schematic 11. Layout 12. Package Information 12.1. Plastic Quad Flatpack No-Lead (QFN 28-pin 4x4mm) 12.2. Board Layout 13. Revision History
