Datasheet ADG636 (Analog Devices) - 10

ManufacturerAnalog Devices
Description1 pC Charge Injection, 100 pA Leakage, CMOS, ±5 V/+5 V/+3 V Dual SPDT Switch
Pages / Page16 / 10 — ADG636. PIN CONFIGURATION AND FUNCTION DESCRIPTIONS. A0 1. 14 A1. EN 2. …
RevisionB
File Format / SizePDF / 505 Kb
Document LanguageEnglish

ADG636. PIN CONFIGURATION AND FUNCTION DESCRIPTIONS. A0 1. 14 A1. EN 2. 13 GND. VSS 3. 12 VDD. TOP VIEW. S1A 4. 11 S2A. (Not to Scale). S1B 5

ADG636 PIN CONFIGURATION AND FUNCTION DESCRIPTIONS A0 1 14 A1 EN 2 13 GND VSS 3 12 VDD TOP VIEW S1A 4 11 S2A (Not to Scale) S1B 5

Model Line for this Datasheet

Text Version of Document

link to page 10 link to page 10
ADG636 PIN CONFIGURATION AND FUNCTION DESCRIPTIONS A0 1 14 A1 EN 2 13 GND VSS 3 ADG636 12 VDD TOP VIEW S1A 4 11 S2A (Not to Scale) S1B 5 10 S2B D1 6 9 D2 NC 7 8 NC
2 0 0 4- 75
NC = NO CONNECT
02 Figure 2. Pin Configuration
Table 5. Pin Function Descriptions Pin number Mnemonic Description
1 A0 Digital Input (LSB). 2 EN Active High Digital Input. 3 VSS Negative Power Supply. For single-supply operation, connect this pin to GND. 4 S1A Source Terminal. Can be an input or output. 5 S1B Source Terminal. Can be an input or output. 6 D1 Drain Terminal. Can be an input or output. 7 NC Not Electrically Connected. 8 NC Not Electrically Connected. 9 D2 Drain Terminal. Can be an input or output. 10 S2B Source Terminal. Can be an input or output. 11 S2A Source Terminal. Can be an input or output. 12 VDD Positive Power Supply. 13 GND Ground (0 V) Power Supply. 14 A1 Digital Input (MSB).
Table 6. Truth Table A1 A0 EN On Switch
X1 X1 0 None 0 0 1 S1A, S2A 0 1 1 S1B, S2A 1 0 1 S1A, S2B 1 1 1 S1B, S2B 1 X = logic state doesn’t matter; it can be either 0 or 1. Rev. B | Page 10 of 16 Document Outline FEATURES APPLICATIONS FUNCTIONAL BLOCK DIAGRAM GENERAL DESCRIPTION PRODUCT HIGHLIGHTS TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS DUAL SUPPLY SINGLE SUPPLY ABSOLUTE MAXIMUM RATINGS ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS TEST CIRCUITS TERMINOLOGY OUTLINE DIMENSIONS ORDERING GUIDE